Ref No:

SRI KRISHNA INSTITUTE OF TECHNOLOGY, BANGALORE



COURSE PLAN

Academic Year 2019-20

Program:	B E – Electronics and Communication Engineering		
Semester :	3		
Course Code:	18EC34		
Course Title:	Digital System Design		
Credit / L-T-P:	3 / 4-0-0		
Total Contact Hours:	40		
Course Plan Author:	Kiranmayi M		

Academic Evaluation and Monitoring Cell

No. 29, Chimney hills, Hesaraghatta Road, Chikkabanavara BANGALORE-560090, KARNATAKA , INDIA Phone / Fax :+91-08023721315/23721477, Web: www.skit.org.in

Copyright ©2017. cAAS.

Table of Contents

A. COURSE INFORMATION	4
1. Course Overview	4
2. Course Content	4
3. Course Material	5
4. Course Prerequisites	6
5. Content for Placement, Profession, HE and GATE	6
B. OBE PARAMETERS	7
1. Course Outcomes	7
2. Course Applications	7
3. Mapping And Justification	8
4. Articulation Matrix	
5. Curricular Gap and Content	9
6. Content Beyond Syllabus	10
C. COURSE ASSESSMENT	10
1. Course Coverage	10
2. Continuous Internal Assessment (CIA)	10
D1. TEACHING PLAN – 1	11
Module – 1	11
Module – 2	12
E1. CIA EXAM – 1	13
a. Model Question Paper – 1	13
b. Assignment –1	14
D2. TEACHING PLAN – 2	18
Module – 3	18
Module – 4	19
E2. CIA EXAM – 2	21
a. Model Question Paper - 2	21
b. Assignment – 2	21
D3. TEACHING PLAN – 3	25
Module – 5	25
E3. CIA EXAM – 3	26

Copyright ©2017. cAAS.

a. Model Question Paper – 3	26
b. Assignment – 3	27
F. EXAM PREPARATION	
1. University Model Question Paper	30
2. SEE Important Questions	32
G. Content to Course Outcomes	33
1. TLPA Parameters	33
2. Concepts and Outcomes:	34

Note : Remove "Table of Content" before including in CP Book

Each Course Plan shall be printed and made into a book with cover page

Blooms Level in all sections match with A.2, only if you plan to teach / learn at higher

levels

A. COURSE INFORMATION

1. Course Overview

Degree:	BE	Program:	EC
Semester:	3	Academic Year:	2019-20
Course Title:	Digital System Design	Course Code:	18EC34
Credit / L-T-P:	4 / 4-0-0	SEE Duration:	180 Minutes
Total Contact	40 Hours	SEE Marks:	60 Marks
Hours:			
CIA Marks:	40 Marks	Assignment	1 / Module
Course Plan Author:	Kiranmayi M	Sign	Dt:
Checked By:		Sign	Dt:
CO Targets	CIA Target : %	SEE Target:	%

Note: Define CIA and SEE % targets based on previous performance.

2. Course Content

Content / Syllabus of the course as prescribed by University or designed by institute. Identify 2 concepts per module as in G.

Mod	Content	Teachi	Identified	Blooms
ule		ng	Module	Learning
		Hours	Concepts	Levels
1	Definition of combinational, canonical forms, Generation	8	Boolean	L2, L3
	of switching equations from truth tables, Karnaugh		function	
	maps-3, 4 and 5 variables. Incompletely specified		simplification	
	functions (Don't care terms). Simplifying max – term			
	equations. Quine -McClusky minimization technique,			
	Quine – McClusky using don't care terms, Reduced Prime			
	Implicant tables.			

2	General approach, Decoders-BCD decoders, Encoders.	8	Combinational	L4
	Digital multiplexers-using multiplexers as Boolean		&	
	function generators. Adders and Subtractors-Cascading		Arithmetic	
	full adders, Look ahead carry, Binary comparators. Design		circuits design	
	methods of building blocks of combinational logics.			
3	Basic Bistable element, Latches, SR latch, application of SR	8		L4
	latch, A Switch debouncer, The gated SR latch. The gated		Sequential	
	D Latch, The Master-Slave Flip-Flops (Pulse-Triggered		Circuits design	
	Flip-Flops): The master-slave SR Flip-Flops, The master-			
	slave JK Flip-Flop. Characteristic equations, Registers,			
	Counters-Binary Ripple Counter, Synchronous Binary			
	counters, Counters based on Shift Registers, Design of a			
	Synchronous counters, Design of a Synchronous Mod–6			
	counters using clocked JK Flip-Flops Design of a			
	Synchronous Mod–6 counter using clocked D, T, or SR			
	Flip Flops			
4	Introduction, Mealy and Moore models, State machine	8	State machines	L2, L4
	notation, synchronous sequential circuit analysis and		&	
	design. Construction of state Diagrams, Counters Design.		Sequential	
			circuit design	
5	Module 5: Applications of Digital Circuits, Design of	8	Sequential Ciruit	L3
	a Sequence Detector, Design Example - Code Converter,		design using	
	Design of Iterative Circuits (Comparator), Guidelines for		PLA's and PLD's	
	construction of state graphs, Design of Sequential			
	Circuits using CPLDs, Design of Sequential Circuits using			
	ROMs, Design of Sequential Circuits usingPLAs,and			
	FPGAs, Serial Adder with Accumulator, Design of Binary			
	Multiplier, Design of Binary Divider.			

3. Course Material

Books & other material as recommended by university (A, B) and additional resources used by course teacher (C).

1. Understanding: Concept simulation / video ; one per concept ; to understand the concepts ; 15 - 30 minutes

- 30 minutes

2. Design: Simulation and design tools used - software tools used ; Free / open source

3. Research: Recent developments on the concepts - publications in journals; conferences etc.

Modul	Details	Chapter	Availability
es		s in	
		book	
A	Text books (Title, Authors, Edition, Publisher, Year.)	-	-
1,2,3,	Digital logic applications and design by John M Yarbrough	3,4,5,6,	In Lib / In
4,5		7	Dept

1,2,3,	Logic Design by Sudhakar Samuel	1,2,3,4,	In Lib / In
4,5		5,6,7,8	Dept
В	Reference books (Title, Authors, Edition, Publisher, Year.)	-	-
1,2,3,	DSD by A P Godse		In Lib
4,5			
С	Concept Videos or Simulation for Understanding	-	-
C1	Introduction to DSD: you tube: nptelhrd		
C2	Digital circuit simulation: YouTube: techtrainingonline		
C3	Understanding basics of Flip Flops: Tecnitude GATE		
C4	Digital Logic Design:YouTube:scikidus		
C5	Digital Electronics Lectures:YouTube:Flyhigh Tutorials.		
D	Software Tools for Design		
	MultiSim Simulation tool, Pspice tool		
Ε	Recent Developments for Research	-	-
	Future trends in software engineering for mobile apps –		
	https://ieeexplore.ieee.org/document/7476770		
F	Others (Web, Video, Simulation, Notes etc.)	-	-
1			
2			

4. Course Prerequisites

Refer to GL01. If prerequisites are not taught earlier, GAP in curriculum needs to be addressed. Include in Remarks and implement in B.5.

Students must have learnt the following Courses / Topics with described Content . . .

Mod	Course	Course Name	Topic / Description	Sem	Remarks	Blooms
ules	Code					Level
5	18ELN15	Basic	Digital Electronics	1/2		L2,L3
	/25	Electronics				

5. Content for Placement, Profession, HE and GATE

The content is not included in this course, but required to meet industry & profession requirements and help students for Placement, GATE, Higher Education, Entrepreneurship, etc. Identifying Area / Content requires experts consultation in the area.

Topics included are like, a. Advanced Topics, b. Recent Developments, c. Certificate Courses, d. Course Projects, e. New Software Tools, f. GATE Topics, g. NPTEL Videos, h. Swayam videos etc.

Mod	Topic / Description	Area	Remarks	Blooms
ules				Level
1	FPGA development EdgeSparatan 6	Chip designing	Certificate courses for	L4
			Electronics core industries	
			placement	

2	VeriLog	Simulation Tool	Hardware	description	L4
			language for l	ogical syntesis	
3	VHDL(VHSIC- HDL)	Electronic design	HDL for	high speed	L4
		automation	integrated cire	cuit	

B. OBE PARAMETERS

1. Course Outcomes

Expected learning outcomes of the course, which will be mapped to POs. Identify a max of 2 Concepts per Module. Write 1 CO per Concept.

	· ·	· ·		_			
Mod		Course Outcome	Teach.	Concept	Instr	Assessm	Blooms'
ules	Code.#	At the end of the course,	Hours		Method	ent	Level
		student should be able to				Method	
1	18EC34.1	Understand the SOP & POS	4	Combinati	Lecture	Assignme	L2
		expressions & their		onal		nt	Understand
		simplifications from truth table.		circuits		Unit Test	ing
						&	
						IA	
1	18EC34.2	Solving max terms of SOP & POS	4	Boolean	Lecture	Assignme	L3
		using simplification techniques		algebra		nt	Apply
		like k-map, Quine -McClusky				Unit Test	
		minimization				&	
		& Reduced Prime Implicant				IA	
		tables.					
2	18EC34.3	Analyze & Design of Boolean	4	Boolean	Lecture	Assignme	L4
		Expressions using Decoders &		function		nt	Analyze
		Multiplexers.		generators		Unit Test	
						&	
						IA	
2	18EC34.4	Analyze & Design of Adders &	4	Ar-	Lecture	Assignme	L4
		Subs tractors using K-map		thematic		nt	Analyze
				circuits		Unit Test	-
						&	
						IA	
3	18EC34.5	Understand the logics of Flip	4	Flip flops	Lecture	Assignme	L2
		flops & Latches using Logic				_	Understand
		diagrams & verifying with truth				Unit Test	ing
		table.				&	-
						IA	
3	18EC34.6	Analyze & Design of counters	4	Counters	Lecture	Assignme	L4
		using clocked D,T or SR flip				nt	Analyze
		flops.				Unit Test	,
						&	
						IA	

4	18EC34.7	Understand the Mealy & Moore	4	State	Lecture	Assignme	L2
		models using their Block		machines		nt	Understand
		diagrams.				Unit Test	ing
						&	
						IA	
4	18EC34.8	Analyze & Design of Sequential	4	Sequential	Lecture	Assignme	L4
		circuits using State & state		circuit		nt	Analyze
		transition technique.		design		Unit Test	
						&	
						IA	
5	18EC34.9	Analyze and design sequential	4	HDL	Lecture	Assignme	L4
		circuits using programmable			&	nt	Analyze
		logic devices			РРТ	Unit Test	
						&	
						IA	
5	18EC34.10	Analyze and design applications	4	data-flow	Lecture	Assignme	L4
		of digital circuits		descriptio	&	nt	Analyze
				n	РРТ	Unit Test	
						&	
						IA	
-	-	Total	40	-	-	-	L2-L4

2. Course Applications

Write 1 or 2 applications per CO.

Students should be able to employ / apply the course learnings to . . .

	CO	Level
oders, encoders ,	CO1	L2
	CO2	L3
implement home	CO3	L4
otops palmtops,		
	CO4	L4
or digital clocks.	CO5	L2
tc	CO6	L4
ntroller	C07	L2
	CO8	L4
ite state machine	CO9	L4
mputer memory	CO10	L4
	implement home otops palmtops, or digital clocks. cc ntroller te state machine	CO2 implement home otops palmtops, CO4 or digital clocks. CO5 cc ntroller CO7

3. Mapping And Justification

CO – PO Mapping with mapping Level along with justification for each CO–PO pair.

To attain competency required (as defined in POs) in a specified area and the knowledge & ability required to accomplish it.

Mod ules	Марр	oing	Mapping Level	Justification for each CO-PO pair	Lev el
-	СО	PO	-	'Area': 'Competency' and 'Knowledge' for specified	-
				'Accomplishment'	
	CO1	PO1	3	Applying the knowledge to simplify complex circuits.	L2
	CO2	PO1	3	Knowledge of Boolean algebra helps the students in circuit designing	L3
	CO2	PO2	3	Analysis of circuit provide the students for better understanding of digital circuits	L4
	CO3	PO1	3	Its sound foundation to analyze digital circuits	L4
	CO3	PO2	2	Choose a simplified circuit for implementing a combinational circuit	L2
				using an appropriate simplification method	
	CO3	PO3	2	Designing of complex combinational circuits	L4
	CO4	PO1	3	This knowledge required to design mathematical circuits	L2
	CO4	PO3	2	Designing of complex combinational circuits	L4
	CO4	PO4	2	Choose a simplified circuit for implementing a combinational circuit using an appropriate simplification method	L2
	CO5	PO2	2	Having knowledge in Flip flop and latches students could develop sequential circuit	L2
	CO5	PO3	2	Knowledge of Flip flops could be used to reduce the complexity of the sequential circuit	L2
	CO5	PO4	2	Having the knowledge in various sequential circuit design principles students could analyze the problem and come to a conclusion on which design principle to be use	L3
	CO6	PO1	3	Knowledge in counter design helps to find solutions for complex engineering problems in digital electronics	L4
	CO6	PO3	3	Knowledge in counter design helps digital electronics engineers to develop solutions for complex Engineering problems	L4
	CO6	PO4	2	Choose a simplified circuit for implementing a Sequential circuit using an appropriate Flip flop.	L2
	C07	PO1	2	An understanding state models helps to design automated machines.	L4
	CO8	PO1	2	Knowledge in State Machines helps to find solutions for complex automated machines.	L2
	CO8	PO2	2	Knowledge in State Machines helps to analyze complex automated machines	L4
	CO8	PO3	2	Basic principles of State Machines help to design a complex automated machine.	L3
	CO9	PO1	2	Knowledge of programmable logic devices will help designing flexible digital circuits.	L3
	CO9	PO3	2	Fast and new digital circiuts can be designed with PLD's	L3

 CO10 CO10			Apply the suitable algorithms to design digital logic circuits	L3
COTO	PO3	2	Knowledge required to know the flow of data graphically	L4

4. Articulation Matrix

CO - PO Mapping with mapping level for each CO-PO pair, with course average attainment.

		g with mapping level for each C Course Outcomes	0-1	0	μαιι	, vv		rogi				-		ann	me			
– Mod	 CO.#														DC	DC	рс	– Lev
	CO.#	student should be able to		PU 2	РО 3	4	РО 5	РО 6	PU 7	8 8	90 9	-	_		_	_		-
ules		student should be able to	1	2	S	4	C	0	1	0	9	10	11	12		02	US	ei
1	18EC34.1	Understand the SOP & POS expressions & their simplifications from truth table.																L2
1	18EC34.2	Solving max terms of SOP & POS using simplification techniques like k-map, Quine -McClusky minimization & Reduced Prime Implicant tables.		X														L3
2	18EC34.3	Analyze & Design of Boolean Expressions using Decoders & Multiplexers.		X	X													L4
2	18EC34.4	Analyze & Design of Adders & Subs tractors using K-map	Х		X	Х												L4
3	18EC34.5	Understand the logics of Flip flops & Latches using Logic diagrams & verifying with truth table.		X	X	Х												L2
3	18EC34.6	Analyze & Design of counters using clocked D,T or SR flip flops.			X	Х												L4
4	18EC34.7	Understand the Mealy & Moore models using their Block diagrams.																L2
4	18EC34.8	Analyze & Design of Sequential circuits using State & state transition technique.		X	X													L4
5	18EC34.9	Understand the structure of HDL, operators using block diagram & compare between VHDL & Verilog.			X													L2
5	18EC34.1 0	Understand the structure of Data flow description using			X													L2

COURSE PLAN - CAY 2019-20

		block diagram & flowchart.						
-	CS501PC	CAverage attainment (1, 2,			-			
		or 3)						
-		I.Engineering Knowledge; 2.Problem Analysis; 3.Design / Development of Solutions; 4.Conduct						
		Investigations of Complex Problems; 5. Modern Tool Usage; 6. The Eng	Investigations of Complex Problems; 5. Modern Tool Usage; 6. The Engineer and Society;					
		7. Environment and Sustainability; 8. Ethics; 9. Individual and Teamwork;	10.Com	munica	tion;			
		11.Project Management and Finance; 12.Life-long Learning;						

5. Curricular Gap and Content

Topics & contents not covered (from A.4), but essential for the course to address POs and PSOs.

Mod	Gap Topic	Actions Planned	Schedule Planned	Resources Person	PO Mapping
ules					

6. Content Beyond Syllabus

Topics & contents required (from A.5) not addressed, but help students for Placement, GATE, Higher Education, Entrepreneurship, etc.

Mod	Gap Topic	Area	Actions	Schedule	Resources	PO Mapping
ules			Planned	Planned	Person	
1						
2						
3						
4						
5						

C. COURSE ASSESSMENT

1. Course Coverage

Assessment of learning outcomes for Internal and end semester evaluation. Distinct assignment for each student. 1 Assignment per chapter per student. 1 seminar per test per student.

Mod	Title	Teach		No. of	quest	tion in	Exam		CO	Levels
ules			CIA-	CIA-	CIA-	Asg	Extra	SEE		
		Hours	1	2	3		Asg			
1	Principles of	10	2	-	_	1	1	2	CO1,	4
	combinational logic								CO2	
2	Principles of	12	2	-	_	1	1	2	CO3,	4
	combinational logic								CO4	
3	Sequential Circuits	10	_	2	_	1	1	2	CO5,	4

									CO6	
4	Melay and Moore State machine	10	-	2	-	1	1	2	CO7,	4
	Design								CO8	
5	Applications of digital circuits	10	-	-	4	1	1	2	CO9,	2
									CO10	
-	Total	52	4	4	4	5	5	10	-	-

2. Continuous Internal Assessment (CIA)

Assessment of learning outcomes for Internal exams. Blooms Level in last column shall match with A.2.

Mod	Evaluation	Weightage in	СО	Levels
ules		Marks		
1, 2	CIA Exam – 1	30	CO1, CO2, CO3, CO4	L2, L3, L4, L4
3, 4	CIA Exam - 2	30	CO5, CO6, CO7, C08	L2, L4, L2, L4
5	CIA Exam – 3	30	CO9, CO10	L2, L2
1, 2	Assignment – 1	10	CO1, CO2, CO3, CO4	L2, L3, L4, L4
3,4	Assignment – 2	10	CO5, CO6, CO7, CO8	L2, L4, L2, L4
5	Assignment – 3	10	CO9, CO10	L2, L2
1, 2	Seminar – 1		-	-
3,4	Seminar – 2		-	-
5	Seminar – 3		-	-
1, 2	Quiz – 1		-	-
3, 4	Quiz – 2		-	-
5	Quiz – 3		-	-
	Other Activities – Mini Project	-	-	-
5				
	Final CIA Marks	40	-	-

D1. TEACHING PLAN – 1

Module – 1

Title:	Introduction to software process	Appr	10Hrs
		Time:	
а	Course Outcomes	-	Bloom
			S
-	The student should be able to:	-	Level
1	Understand the SOP & POS expressions & their simplifications from truth	CO1	L2
	table.		
2	Solving max terms of SOP & POS using simplification techniques like k-	CO2	L3

	map, Quine -McClusky minimization		
	& Reduced Prime Implicant tables.		
b	Course Schedule	-	-
Class No	Module Content Covered	CO	Leve
1	Definition of combinational	C01	L2
2	canonical forms	CO1	L2
3	Generation of switching equations from truth tables,	CO1	L3
4	Karnaugh maps-3, 4 and 5 variables.	CO2	L3
5	Incompletely specified functions (Don't care terms).	CO2	L3
6	Simplifying max – term equations.	CO2	L3
7	Quine –McClusky minimization technique,	CO2	L3
8	Quine – McClusky using don't care terms,	CO2	L3
9	Reduced Prime Implicant tables.	CO2	L3
10	Reduced Prime Implicant tables.	CO2	L3
			_
C	Application Areas	CO	Leve
1	To express the boolean expressions	C01	L2
2	To simplify the Switching equations	CO2	L3
d	Review Questions	_	_
1	Explain combinational logic Circuit with the help of block diagram	C01	L2
2	Define the following terms along with appropriate examples for better explanation a.Literal b.Minterm c.Maxterm d.Canonical SOP e.Canonical POS f.Normal SOP	C01	L2
3	What are the different ways of simplifying a Boolean expression	C01	L2
4	What are canonical forms illustrate with an example	C01	L2
5	Reduce the following function using K-Map technique and implement using Basic gates. a. $f(X,Y,Z) = \sum(0,2,4,6) + dc(7)$ b. $f(X,Y,Z) = \prod(0,3,5,6) \cdot dc(7)$ c. $f(P,Q,R,S) = \sum m(0,1,4,8,9,10) + dc(2,11)$ d. $f(A, B, C, D) = \prod M(0,2,4,10,11,14,15)$	C01	L3
6	Reduce the following function using K-Map technique and implement using only the NAND gates. a. $f(A, B, C, D) = \sum(0, 2, 5, 7, 8, 10, 13, 15) + dc(9, 11)$ b. $f(A, B, C, D) = \prod(3, 4, 6, 11, 12, 14), dc(7, 15)$ c. $f(A, B, C, D) = \sum(1, 3, 4, 6, 9, 11) + dc(5, 7)$ d. $f(A, B, C, D) = \prod(0, 1, 2, 5, 9, 11), dc(7, 13)$	C01	L3
7	Convert the Sum of products expression to its Canonical form a. $f(a, b, c) = (ac + ab + bc)$ b. $f(a, b, c) = a. (abc)$ c. $f(a, b, c) = (ab' + bc)$	C01	L3
8	Express the following SOP expressions into minterm list form and hence write maxterm list	C01	L3

COURSE PLAN - CAY 2019-20

	a. $f(a, b, c, d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$ b. $f(a, b, c, d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$		
9	Design a logic circuit with inputs P, Q, R so that output S is high whenever P is zero or whenever Q=R=1	C01	L3
10	Design a logic circuit that has 4 inputs, the output will only be high, when the majority of the inputs are high, Use K – Map to simplify	C01	L3
11	Design a logic circuit that has 4 inputs, the output will only be high, when the majority of the inputs are high, Use K – Map to simplify	C01	L3
12	Design a logic circuit that controls the passage of a signal 'A' according to the following requirement. a.Output 'X' will equal 'A' when control inputs B and C are the same. b.'X' will remain 'HIGH' when B and C are different. Implement the circuit using suitable gates	C01	L3
13	Staircase light is controlled by two switches; one is at the top of the stair and other at the bottom of the stairs. a.Make a truth table for this system. b.Write the logic equations in the SOP form. c.Realize the circuit using basic gates. Realize the circuit using minimum number of NAND gates	C01	L3
14	Design a combinational logic circuit, which converts BCD code into Excess-3 code and draw the circuit diagram.	C01	L3
15	Distinguish between prime implicants and essential prime implicants. Determine the same of the function using K-map & hence the minimal sum expression.	C01	L3
16	$f(w, x, y, z) = \sum m(0,1,4,5,9,11,13,15)$ Two motors M2 and M1 are controlled by three sensors S3, S2, S1. One motor M2 is to run any time all three sensors are on. The other motor is to run whenever sensors S2 or S1 but not both are on and S3 is off. For all sensor combinations where M1 is on, M2 is to be off except when all the three sensors are off and then both motors must remain off. Construct the truth table and write the Boolean output equation.	C01	L3
17	Express the Product of Sums equations in a maxterms list (decimal notations) a. $f(a, b, c) = (a + b' + c)(a + b' + c)(a' + b' + c')$ form b. $f(a, b, c, a) = (a + b' + c + a)(a + b' + c + d)(a' + b + c + d)(a' + b' + c')(a' + b + c + d)(a' + b + c' + d)(a' + b' + c' + d)$	C01	L3
18	Convert the Product of Sums expression to its Canonical form a. $f(a, b, c) = (a + b)(b + c)(a + c)$ b. $f(a, b, c) = a.(a + b + c)$ c. $f(a, b, c) = (b + c').(ab' + c)$	C01	L3
19	Convert the Sum of products expression to its Canonical form a. $f(a, b, c) = (ac + ab + bc)$ b. $f(a, b, c) = a. (abc)$ c. $f(a, b, c) = (ab' + bc)$	C01	L3
20	Express the following SOP expressions into minterm list form and hence write maxterm list a. $f(a, b, c, d) = (a b c + ab d + abcd + a b cd + abc'd)$ b. $f(a, b, c, d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$	C01	L3
21	Simplify using Quine McClusky tabulation algorithm $Y = f(a, b, c, d) = \sum m(2,3,4,5,13,15) + dc(8,9,10,11)$	CO2	L3
22	Simplify the logic function given below, using Quine - McClusky minimization technique. $Y(A, B, C, D) = \sum m(0,1,3,7,8,11,15)$. Realize the simplified expression using universal gates.	CO2	L3
23	Using Quine McClusky method and prime implicant reduction table,	CO2	L3

	A'B'C'D' + A'B'C'D'		
32	Simplify using variable entered mapping (VEM) technique and implement using basic gates. $f(a, b, c, d) = A'B'C'D' + A'B'C'D + AB'C'D' + A'BC'D' + A'B'C'D' + A'B'C'$	CO2	L3
31	Write the map entered variable K – Map for the Boolean function $f(w, x, y, z) = \sum m(2,9,10,11,13,14,15)$	CO2	L3
30	Find a minimal sum for the following incomplete Boolean function using decimal notation Quine Mc-cluskey method. $f(a, b, c, d) = \sum m(7,9,12,13,14,15) + \sum d(4,11)$	CO2	L3
29	For the following Boolean function use the Quine Mc-Cluskey method to obtain all the prime implicants and apply Petrick's method to find the irredundant disjunctive normal expressions and identify the minimal sums. $f(a, b, c, d) = \sum m(4,5,7,12,14,15)$	CO2	L3
28	Find all the Prime Implicants of the function $f(a, b, c, d) = \pi M(0,2,3,4,5,12,13) + \pi d(8,10)$ using Quine Mc-Cluskey method.	CO2	L3
27	Prove the laws of De-Morgans both SOP and POS.	CO1	L2
26	Minimize $f(a, b, c, d) = \pi M(0, 6, 7, 8, 9, 13) + \pi d(5, 15)$ using Quine – McClusky method.	CO2	L3
25	Simplify the following expression using Quine-McClusky technique and implement using basic gates. $f(A, B, C, D) = \sum m(1,3,4,5,6,9,11,12,13,14)$	CO2	L3
24	Obtain the minimal product of the following Boolean functions using (VEM) technique. $Y = f(a, b, c, d) = \sum m(1,5,7,10,11) + dc(2,3,6,13)$	CO2	L3
	Obtain the Minimal sum expression for the function		

Module - 2

Title:	Combinational Logic Circuits	Appr	10 Hrs
		Time:	
а	Course Outcomes	-	Bloom
			S
_	The student should be able to:	-	Level
1	Analyze & Design of Boolean Expressions using Decoders & Multiplexers.	CO3	L4
2	Analyze & Design of Adders & Subs tractors using K-map	CO4	L4
b	Course schedule	_	_
Class	Module Content Covered	СО	Level
No			
1	General approach	CO3	L2
2	Decoders-BCD decoders	CO3	L4
3	Encoders	CO3	L2
4	Digital multiplexers-using multiplexers as Boolean function generators.	CO3	L4
5	Adders and Subtractors-Cascading full adders	CO4	L3
6	Look ahead carry	CO4	L3
7	Binary comparators.	CO4	L4

8	Design methods of building blocks of combinational logics.	CO4	L4
C	Application Areas	СО	Leve
1	To effective data exchange In communication system	CO3	L4
2	In forming ALU for desinging CPU to GPU	CO4	L4
d	Review Questions	-	-
1	Design a combinational logic circuit, which converts BCD code to Excess- 3 code and draw the circuit diagram.	CO3	L4
2	Design a combinational logic circuit that will multiply two 2-bit binary values	CO3	L4
3	Design a combinational logic circuit to output the 2's complement of a 4– bit binary numbers: a) Construct the truth table. b) Simplify each output equation using K-map an write reduced equations. c) Draw the resulting logic diagram	CO3	L4
4	Design a combinational logic circuit to find 9's complement of a BCD number	CO3	L4
5	Design a combinational logic circuit to drive a common cathode seven segment display with BCD inputs	CO3	L4
6	Design a combinational logic circuit to output a 1 when an illegal BCD code occurs	CO3	L4
7	Design a combinational logic circuit to drive a common anode seven segment display with BCD inputs	CO3	L4
8	Design a Combinational Circuit that accepts two unsigned 2-bit binary no. and provides 3 outputs. Inputs: A=A1A0 and B= B1B0 Output: A=B, A>B, A <b.< td=""><td>CO3</td><td>L4</td></b.<>	CO3	L4
9	Develop the logic diagram of a 2 to 4 decoder with the following specifications: a)Active low enable input. b) Active high encoded outputs. Draw the IEEE symbol.	CO3	L3
10	Write the condensed truth table for 0,4, to 2 line priority encoder with a valid output where the highest priority is given to the highest bit position or input with highest index and obtain the minimal sum expressions for the outputs	CO3	L3
11	Describe the general working principle of decoder	CO3	L2
12	With the aid of block diagram, clearly distinguish between a decoder and encoder	CO3	L2
13	Implement a full subtractor using a decoder and NAND gates	CO4	L3
14	Design a logic circuit using a 3 to 8 logic decoder that has active low data inputs, an active HIGH enable and active low data outputs. Use such a decoder to realize the full adder circuit	CO4	L4
15	Designa 4 to 16 decoder using two 3 to 8 decoder (74LS138).	CO3	L4
16	Design a keypad interface to a digital system using ten line BCD encoder	CO3	L4 L4

е	Experiences	-	_
39	Implement the following function using 4:1 MUX $f(a, b, c) = \sum m(1,3,5,6)$	CO3	L4
38	Design a full adder using MUX. For a full adder S= $\sum m(1,2,4,7)$ C = $\sum m(3,5,6,7)$	CO4	L4
37	Implement the following Boolean function with 8:1 multiplexer $f(a, b, c, d) = \sum m(0,2,6,10,11,12,13) + \sum d(3,8,14)$	CO3	L4
36	Explain Decimal adder.	CO4	L2
35	Explain Decimal adder.	CO4	L2
34	Explain 4-bit Parallel adder and subtractor.	CO4	L2
33	Design a binary full subtractor using minimum number of gates.	CO4	L4
32	Explain the following terms a)Ripple carry propagation b)Propagation delayc)Look ahead carry d)Iterative design.	CO4	L2
31	Design a binary full adder using minimum number of gates.	CO4	L4
30	Design a comparator to check if two n-bit numbers are equal. Configure these using cascaded stages of 1-bit comparators.	CO4	L4
29	Implement a 12-bit comparator using IC7485.	CO4	L3
28	Design and implement a 4-bit look ahead carry adder.	CO4	L4
27	Design a 4-bit BCD adder circuit using IC7483, with self correcting circuit. ie, a provision has to be made in the circuit, in case if the sum of BCD number exceeds 9.	CO4	L4
26	Design 2-bit comparator using gates	CO3	
25	Configure a 16 to 1 MUX using 4 to 1 MUX.	CO3	L4
24	Realize the following Boolean functions using 74139. a) $f(w, x) = \sum m(0,2)$ b) $f(a, b, c) = \sum m(1,3,6,7)$.	CO3	L4
23	Implement the following with a suitable decoder with active low enable input and active high output: a) $f(w, x, y, z) = \sum m(3,7,9)$ b) $f(a, b, c, d) = \pi d(2,4,7)$.	CO3	L4
22	Implement the multiple functions: a) $f(a, b, c, d) = \sum m(0,4,8,10,14,15)$. b) $f(a, b, c, d) = \sum m(3,7,9,13)$. Using two 3 to 8 decoders.	CO3	L4
21	What are the problem associated with the basic encoder explain how can these problems be overcome by priority encoder, considering 8-bit input lines.	CO3	L2
20	Write a note on encoders.	CO3	L2
19	Design a priority encoder for a system with a 3 inputs, the middle bit with highest priority encoding to 10, the MSB with next priority encoding to 11, while the LSB with least priority encoding to 01	CO3	L4
18	Implement 3-bit binary to gray code conversion by using IC 74139	CO3	L3
10			

E1. CIA EXAM - 1

a. Model Question Paper - 1

1 a 1 a 1 b 5 c 2 a 5 b 1 b 1 b 2 a 5 b 1 b 1 b 1 b 1 b 1 b 1 b 1 b 1 b 1 b 1 b 1 b 1 b 1 b 1 b	Software engineering Note: Answer any 2 questions, each carry equal marks. Design a logical Circuit, when Two motors M2 and M1 are controlled by three sensors S3, S2 and S1. One motor M2 is to run any when all the three sensors are ON. The other motor is to run when ever sensors S2 or S1 but not both are ON and S3 is OFF. For all sensors combinations where M1 is ON, M2 is OFF, except when all the three sensors are OFF and then both motors must remain OFF. Reduce the following functions using K-map technique and implement using Gates. (i) $f(P,Q,R,S) = \Sigma m (0,1,4,8,9,10)$ (ii) $f(A,B,C,D) = \Pi M (0,2,4,10,11,14,15)$ Express the following SOP expressions into minterm list form and hence write maxterm list a. $f(a,b,c,d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$ b. $f(a,b,c,d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$ OR Find a minimal sum for the following incomplete Boolean function using Decimal Q-M method and prime implicant table reduction	8	CO 1 CO1 CO1	Level
 1 a b c 2 a b b c c	Note: Answer any 2 questions, each carry equal marks. Design a logical Circuit, when Two motors M2 and M1 are controlled by three sensors S3, S2 and S1. One motor M2 is to run any when all the three sensors are ON. The other motor is to run when ever sensors S2 or S1 but not both are ON and S3 is OFF. For all sensors combinations where M1 is ON, M2 is OFF, except when all the three sensors are OFF and then both motors must remain OFF. Reduce the following functions using K-map technique and implement using Gates. (i) $f(P,Q,R,S) = \Sigma m (0,1,4,8,9,10)$ (ii) $f(A,B,C,D) = \Pi M (0,2,4,10,11,14,15)$ Express the following SOP expressions into minterm list form and hence write maxterm list a. $f(a,b,c,d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$ b. $f(a,b,c,d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$ OR Find a minimal sum for the following incomplete Boolean function	s 8 8 8	CO1	L3 L3
b c 2 a b b	by three sensors S3, S2 and S1. One motor M2 is to run any when all the three sensors are ON. The other motor is to run when ever sensors S2 or S1 but not both are ON and S3 is OFF. For all sensors combinations where M1 is ON, M2 is OFF, except when all the three sensors are OFF and then both motors must remain OFF. Reduce the following functions using K-map technique and implement using Gates. (i) $f(P,Q,R,S) = \Sigma m (0,1,4,8,9,10)$ (ii) $f(A,B,C,D) = \Pi M (0,2,4,10,11,14,15)$ Express the following SOP expressions into minterm list form and hence write maxterm list a. $f(a,b,c,d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$ b. $f(a,b,c,d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$ OR Find a minimal sum for the following incomplete Boolean function	8	CO1	L3 L3
C C 2 a b 5 C	implement using Gates. (i) $f(P,Q,R,S) = \Sigma m (0,1,4,8,9,10)$ (ii) $f(A,B,C,D) = \Pi M (0,2,4,10,11,14,15)$ Express the following SOP expressions into minterm list form and hence write maxterm list a. $f(a,b,c,d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$ b. $f(a,b,c,d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$ OR Find a minimal sum for the following incomplete Boolean function	9	CO1	L3
2 a b c	hence write maxtern list a. $f(a,b,c,d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$ b. $f(a,b,c,d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$ OR Find a minimal sum for the following incomplete Boolean function			
b	Find a minimal sum for the following incomplete Boolean function	8	CO2	L3
b		8	CO2	L3
с	$f(a,b,c,d) = \Sigma m (2,3,4,5,13,15) + \Sigma d (8,9,10,11)$			
	For a given incomplete Boolean function find a minimal sum & minimal product using MEV technique using A, B & C as map variables F(A,B,C,D) = Σ m (1,5,6,7,9,11,12,13) + Σ d (0,3,4)		CO2	L3
3 2	Write a note on encoders.	8	CO3	L3
Ju	Design 32:1 Multiplexer using only IC74150.	8	CO3	L4
	Design a combinational circuit to find 9,s complement of a BCD number, realize the circuit using suitable Logic gates.	9	CO3	L4
с	Explain 4-bit Parallel adder and subtractor.	8	CO3	L2
	Realize the following Boolean function $P=f(w,x,y,z) = \Sigma(0,1,5,6,7,10,15)$ using(i) 16 to 1 MUX (ii) 8 to 1 MUX (iii) 4 to 1 MUX		CO3	L3
b	With a neat logic diagram, Explain Carry look ahead adder.	5	CO4	L2
C		5	CO4	L4

b. Assignment –1

Note: A distinct assignment to be assigned to each student.

				Мс	del Assignment	Question	S			
Crs C	ode:	18EC34	Sem:	3	Marks:	10/10	Time:	90 - 120) minu	tes
Cours	se:	DSD	- 1		I		I			
Note:	Each	student	to answer 2	2-3 ass	ignments. Each	assignmei	nt carries equ	al mark.		
SNo	ι	JSN		As	signment Des	cription		Mark	СО	Level
								S		
1					nt ways of simplify			10	CO1	L4
2					forms illustrate wit		-	10	CO1	L4
3	1KT1		implement us	sing Bas	-	ng K-Map	technique ar	nd 5	CO1	L4
			b. $f(X, Y, Z)$ c. $f(P, Q, F)$ d. $f(A, B, C)$	$(z) = \overline{\mathbb{II}}(0, z)$ $(z, S) = \underline{\Sigma}(z, D) = \overline{\mathbb{III}}(0, z)$	2,4,6) + dc(7) 3,5,6). $dc(7)$ m(0,1,4,8,9,10) + dc M(0,2,4,10,11,14,15))				
4	1KT1		implement us	sing only	ing function using the NAND gates 0,2,5,7,8,10,13,15) + <i>d</i>	S.	technique ar	nd 6	CO2	L3
			c. f(A, B, C	$(D) = \sum_{i=1}^{n} (D_i)^{i}$	3,4,6,11,12,14). <i>dc</i> (7,1 1,3,4,6,9,11) + <i>dc</i> (5,7) 0,1,2,5,9,11). <i>dc</i> (7,13)					
5	1 K T 1	8EC005	Convert the S a. $f(a, b, b, b, f(a, b, c, f(a, b, c, b, c, b, c, c, f(a, b, c, c,$	$c) = (ac) \\ c) = a.($		o its Canoni	cal form	5	CO2	L3
6	1KT1		Express the and hence w	followir rite max	ng SOP expressi kterm list		ninterm list for	m 6	CO2	L3
					+ ab'd + abcd + a'b'cd + ab'd + abcd + a'b'cd					
7	1KT1	8EC007	Design a lo	gic circ	uit that controls	the passa	ige of a signa	I 10	CO2	L3
			'A' accordir	ig to th	e following requ	irement.				
			a.Output 'X	' will ec	qual 'A' when co	ntrol inpu	ts B and C are	2		
			the same.							
			the circuit us	ing suita			•			
8	1KT1		_		ontrolled by two			8	CO2	L3
			•		d other at the bo					
					le for this syster		-			
			-		OP form. c.Realiz		-			
			gates. Reali	ze the	circuit using mir	nimum nu	mber of NANI	כן		
			gates							
9	1KT1		-		ional logic circu			10	CO2	L3
					3 code and draw		-			
10	1KT1		implicants. D	Determir	n prime implica ne the same of th um expression.				CO2	L3
			f(w, x, y, z) =	= ∑m(0,	1,4,5,9,11,13,15)					
11	1KT1		S1. One mo	tor M2	M1 are controlle is to run any time to run whenever	e all three	sensors are o	n.	CO2	L3

COURSE PLAN - CAY 2019-20

		both are on and S3 is off. For all sensor combinations where M1 is on, M2 is to be off except when all the three sensors are off and then both motors must remain off. Construct the truth table and write the Boolean output equation.			
12	1KT18EC012	Simplify the following expression using Quine-McClusky technique and implement using basic gates. $f(A, B, C, D) = \sum m(1,3,4,5,6,9,11,12,13,14)$	6	CO1	L4
13	1KT18EC013	Minimize $f(a, b, c, d) = \pi M(0, 6, 7, 8, 9, 13) + \pi d(5, 15)$ using Quine – McClusky method.	6	CO3	L3
14	1KT18EC014	Find all the Prime Implicants of the function $f(a, b, c, d) = \pi M(0,2,3,4,5,12,13) + \pi d(8,10)$ using Quine Mc-Cluskey method.	10	CO3	L3
15	1KT18EC015	For the following Boolean function use the Quine Mc-Cluskey method to obtain all the prime implicants and apply Petrick's method to find the irredundant disjunctive normal expressions and identify the minimal sums. $f(a, b, c, d) = \sum m(4,5,7,12,14,15)$	6	CO4	L4
16	1KT18EC016	Find a minimal sum for the following incomplete Boolean function using decimal notation Quine Mc-cluskey method. $f(a, b, c, d) = \sum m(7,9,12,13,14,15) + \sum d(4,11)$	5	CO4	L4
17	1KT18EC017	Write the map entered variable K – Map for the Boolean function $f(w, x, y, z) = \sum m(2,9,10,11,13,14,15)$	5	CO3	L3
18	1KT18EC018	Simplify using variable entered mapping (VEM) technique and implement using basic gates. $f(a, b, c, d) = A'B'C'D' + A'B'C'D + AB'C'D' + A'BC'D' + A'B'C'D' + A'B'C'D'$	8	CO3	L3
19		Design a combinational logic circuit, which converts BCD code to Excess–3 code and draw the circuit diagram.	6	CO4	L4
20		Design a combinational logic circuit that will multiply two 2-bit binary values	8	CO4	L4
21		Design a combinational logic circuit to output the 2's complement of a 4-bit binary numbers: a) Construct the truth table. b) Simplify each output equation using K-map an write reduced equations. c) Draw the resulting logic diagram	10	CO4	L3
22		Design a combinational logic circuit to find 9's complement of a BCD number	10	CO4	L3
23	1KT18EC001	Design a combinational logic circuit to drive a common cathode seven segment display with BCD inputs	10	CO4	L3
24		Design a combinational logic circuit to output a 1 when an illegal BCD code occurs	10	CO4	L3
25		Design a combinational logic circuit to drive a common anode seven segment display with BCD inputs	10	CO4	L3
26		Design a Combinational Circuit that accepts two unsigned 2-bit binary no. and provides 3 outputs. Inputs: A=A1A0	10	CO4	L3

]
		and $B = B1BO$			
		Output: A=B, A>B, A <b.< td=""><td></td><td></td><td></td></b.<>			
27	1KT18EC005	Develop the logic diagram of a 2 to 4 decoder with the	10	CO4	L3
		following specifications: a)Active low enable input. b)			
		Active high encoded outputs. Draw the IEEE symbol.			
28	1KT18EC006	Write the condensed truth table for 0,4, to 2 line priority	10	CO4	L3
		encoder with a valid output where the highest priority is			
		given to the highest bit position or input with highest			
		index and obtain the minimal sum expressions for the			
		outputs			
29	1KT18EC007	Describe the general working principle of decoder	10	CO4	L3
30	1KT18EC008	With the aid of block diagram, clearly distinguish between	10	CO4	L3
		a decoder and encoder			
31	1KT18EC009	Implement a full subtractor using a decoder and NAND	10	CO4	L3
		gates			
32	1KT18EC010	Design a logic circuit using a 3 to 8 logic decoder that has	10	CO4	L3
		active low data inputs, an active HIGH enable and active			
		low data outputs. Use such a decoder to realize the full			
		adder circuit			
33	1KT18EC011	Designa 4 to 16 decoder using two 3 to 8 decoder	10	CO4	L3
		(74LS138).			
34	1KT18EC012	Design a keypad interface to a digital system using ten line	10	CO4	L3
		BCD encoder			
35	1KT18EC013	Implement a full adder using a decoder	10	CO4	L3
36	1KT18EC014	Implement 3-bit binary to gray code conversion by using	10	CO4	L3
		IC 74139			
37	1KT18EC015	Design a priority encoder for a system with a 3 inputs, the	10	CO4	L3
		middle bit with highest priority encoding to 10, the MSB			
		with next priority encoding to 11, while the LSB with least			
		priority encoding to 01			
38	1KT18EC016	Write a note on encoders.	10	CO4	L3
39	1KT18EC017	What are the problem associated with the basic encoder	10	CO4	L3
		explain how can these problems be overcome by priority			
		encoder, considering 8-bit input lines.			
40	1KT18EC018	Realize the following Boolean functions using 74139. a) $f(w, x) = \sum m(0,2)$	10	CO4	L3
		b) $f(a, b, c) = \sum m(1,3,6,7).$			
41		Configure a 16 to 1 MUX using 4 to 1 MUX.	10	CO4	L3
42		Design 2-bit comparator using gates	10	CO4	L3
43	1KT18EC021	Design a 4-bit BCD adder circuit using IC7483, with self	10	CO4	L3
		correcting circuit. ie, a provision has to be made in the			
		circuit, in case if the sum of BCD number exceeds 9.			
44	1KT18EC022	Design and implement a 4-bit look ahead carry adder.	10	CO4	L3

D2. TEACHING PLAN - 2


Module - 3

Title:	System Testing and Evaluation	Appr	10 Hrs
		Time:	
а	Course Outcomes	-	Bloom s
_	The student should be able to:	_	Level
1	Understand the logics of Flip flops & Latches using Logic diagrams & verifying with truth table.	CO5	L3
2	Analyze & Design of counters using clocked D,T or SR flip flops.	CO6	L4
b	Course Schedule		
Class No	Module Content Covered	CO	Level
1	Basic Bistable element	CO5	L2
2	Latches, SR latch, application of SR latch	CO5	L2
3	A Switch debouncer	CO5	L2
4	The gated SR latch	CO5	L2
5	The gated D Latch	CO5	L2
6	The Master-Slave Flip-Flops (Pulse-Triggered Flip-Flops): The master- slave SR Flip-Flops	CO5	L2
7	The master-slave JK Flip-Flop	CO5	L2
8	Characteristic equations	CO6	L3
9	Registers	CO6	L2
10	Counters-Binary Ripple Counter	CO6	L2
11	Synchronous Binary counters	CO6	L2
12	Counters based on Shift Registers	CO6	L2
13	Design of a Synchronous counters	CO6	L4
14	Design of a Synchronous Mod-6 counters using clocked JK Flip-Flops	CO6	L4
15	Design of a Synchronous Mod–6 counter using clocked D, T, or SR Flip Flops	CO6	L4
С	Application Areas	СО	Leve
1	In formation of Registers	CO5	L2
2	To Set an AC timer, Flashing indicator lights of your vehicle, etc	CO6	L4
d	Review Questions	-	-
1	Explain with timing diagram the working of SR Latch as a switch debouncer	CO5	L2
2	Explain the working of master slave JK flip flop with the functional table and timing diagram. Show how race around condition of master slave SR flip flop is overcome.	CO5	L2
3	What is the significance of edge triggering? Explain the working of edge triggered D – flip flop and T – Flip flop with their functional table.	CO5	L2
4	What is a Flip Flop? Discuss the working principle of SR Flip Flop with its	CO5	L2

	truth table. Also highlight the role of SR Flip Flop in switch debouncer		
	circuit		
5	With neat schematic diagram of master slave JK-FF, discuss its operation.	CO5	L2
	Mention the advantages of JK-FF over master-slave SR-flip-flop .		
6	Clearly distinguish between	CO5	L2
	a.Synchronous and asynchronous circuits.		
	b.Combinational and sequential circuits		
7	Explain the operation of clocked SR flip-flop	CO5	L2
8	What is race around condition? Discuss in detail.	CO5	L2
9	Explain the operation of SR latch. Explain one of its applications	CO5	L2
10	What is the difference between a flip flop and a latch? What is gated SR	CO5	L2
	Latch?		
11	Explain the operation of gated SR Latch, With a logic diagram, Truth table	CO5	L2
	and logic symbol.		
12	Explain the operation of positive-edge-triggered JK flip-flop and T flip-	CO5	L2
	flop, with the help of logic diagram, function table and logic symbol.		
е	Experiences	_	_
1	-		
2			

Module - 4

Title:	Project planning and Quality management	Appr	10 Hrs
		Time:	
а	Course Outcomes	_	Bloom
			S
_	The student should be able to:	-	Level
1	Understand the Mealy & Moore models using their Block diagrams.	C07	L2
2	Analyze & Design of Sequential circuits using State & state transition	CO8	L4
	technique.		
b	Course Schedule		
Class No	Module Content Covered	CO	Level
1	Introduction	C07	L2
2	Mealy and Moore models	C07	L2
3	State machine notation	CO8	L2
4	synchronous sequential circuit analysis and design.	CO8	L4
5	Construction of state Diagrams	C08	L4
6	Counters Design.	CO8	L4
С	Application Areas	СО	Level
1	To designing the sequential circuits.	C07	L2



	c)Construct a transition table and d)Draw the state diagram.		
8	Construct the state table for the following state diagram	CO8	L4
9	Give the output function, excitation table and state transition diagram by analyzing the sequential circuit shown in the figure below.	C08	L4
10	Construct the excitation table, transition table, state table and state diagram, for the Moore sequential circuit shown in the figure. $ \begin{array}{c} $	CO8	L4

11	A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with JK flip-flop.	CO8	L4
12	A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with T flip-flop.	C08	L4
е	Experiences	_	
1			
2			

E2. CIA EXAM - 2

a. Model Question Paper - 2

Crs		18EC34	Sem:	3	Marks:	40	Time:	90 mini	utes	
Cod	e:									
Cou	Course: Digital System Design									
-	-	Note: An	swer any	2 questi	ons, each c	arry equ	al marks.	Mark	CO	Level
								S		
1	a	Explain th	ie working	of master	^r slave JK flip	flop with	the functional	8	CO5	L2
		table and	timing dia	agram. Sho	ow how race a	around co	ondition of mast	er		
		slave SR f	lip flop is	overcome.						
	b	With neat	schematio	diagram	of master sla	ve JK–FF,	discuss its	8	C05	L2
		operation	. Mention	the advant	tages of JK–F	F over ma	aster-slave SR-			
		flip-flop.								
	с	Clearly dis	stinguish	between Sy	ynchronous a	nd async	hronous circuits	s. 9	C05	L2
		combinati	ional and :	sequential	circuits.					
2	a	Explain th	e working	of pulse t	riggered JK f	lip-flop v	vith typical JK fli	p- 8	C05	L2
		flop wave	forms.							
	b	Explain M	ealy ad M	oore seque	ential circuit	models.		8	C07	L2
1850	34 / 4	\ \						Convri		

COURSE PLAN - CAY 2019-20

	C	Analyse the synchronous sequential circuit shown in the figure below. A_{FFA} FFR FFR FFR FFR FFC K_{E} FFC K	9	CO8	L4
3	a	A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with JK flip-flop.	8	CO8	L4
		$\begin{array}{c} \begin{array}{c} & & \\ & & \\ & & \\ & \\ & \\ & \\ & \\ & \\ $			
	b	Explain Mealy ad Moore sequential circuit models.	8	C07	L2
	с	Design a synchronous MOD-5 counter using clocked JK FF.	9	CO6	L4
4	a	Design a synchronous counter to count from 0000 to 1001 using JK flip-flops	8	CO6	L4
	b	Draw the circuit of a 3-bit asynchronous down counter using negative edge triggered JK flip-flops and draw the timing waveforms.	8	CO6	L2
	c	Design and implement a synchronous counter to count the sequence 0-3-2-5-1-0 using negative edge triggered JK flip-flops.	9	CO6	L4

b. Assignment - 2

Note: A distinct assignment to be assigned to each student.


				Мс	del Assignmen	t Question	S			
Crs C	ode:	18EC34	Sem:	3	Marks:	10/10	Time:	90 - 120) minu	tes
Cour	se:	Digital S	System Des	ign						
Note	Each	student	to answer	2–3 ass	ignments. Each	assignmer	nt carries equ	al mark.		
SNo	l	JSN		As	signment Des	scription		Mark	СО	Level
								S		
1	1KT1	8EC001	Explain Me	aly ad N	loore sequentia	al circuit m	odels.	10	C07	L2
2	1KT1	8EC002	Design a	synchro	onous counter	using JK	flip-flops	:o 10	CO8	
			convert the	e sequer	nce 0,1,2,4,5,6	,0,1,2. Use	static diagra	m		
			and state t	able						
3	1KT1	8EC003	Design a cl	ocked s	equential circu	it that oper	ates accordir	ig 10	CO8	L4
			to the state	e diagra	m shown. Impl	ement the	circuit using	D		
					Q.0/0	flip-flop				
				do	110 110					
				G		0/0				
					0/0 1/1					
					1000					

	Compare mealy and moore models.	10	C07	L2
5	Analyse the synchronous sequential circuit shown in the figure below. $ \begin{array}{c} $	10	CO8	L4
6	Construct the excitation table, transition table, state table and state diagram for the Moore sequential circuit shown in figure. $\qquad \qquad $		CO8	L4
7	For the logic diagram given in figure, a)Derive the excitation and output equations. b)Write the next state equations c)Construct a transition table and d)Draw the state diagram.		CO8	L4

		$X \xrightarrow{F_{2}} D \xrightarrow{Q} F_{1}$ $F_{1} \xrightarrow{P} D \xrightarrow{Q} F_{2}$ $F_{1} \xrightarrow{Q} D \xrightarrow{Q} F_{2}$ $F_{2} \xrightarrow{P} D \xrightarrow{Q} F_{2}$ $F_{2} \xrightarrow{P} D \xrightarrow{Q} F_{2}$ $F_{2} \xrightarrow{P} D \xrightarrow{Q} F_{2}$ $F_{3} \xrightarrow{Q} D \xrightarrow{Q} F_{2}$			
8	1 KT1 8EC008	A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with JK flip-flop.	10	CO8	L4
9	1KT18EC009	Give the output function, excitation table and state transition diagram by analyzing the sequential circuit shown in the figure below.	10	CO8	L4
10		Construct the excitation table, transition table, state table and state diagram, for the Moore sequential circuit shown in the figure.	10	CO8	L4
11	1KT18EC011	A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with JK flip-flop.	10	CO8	L4
12	1KT18EC012	A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential	10	CO8	L4

		circuit with T flip-flop.			
13	1KT18EC013	Explain Mealy ad Moore sequential circuit models.	10	C07	L2
14		Design a synchronous counter using JK flip-flops to convert the sequence 0,1,2,4,5,6,0,1,2. Use static diagram and state table	10	CO8	
15	1KT18EC015	Design a clocked sequential circuit that operates according to the state diagram shown. Implement the circuit using D flip-flop.	10	CO8	L4
16	1KT18EC016	Compare mealy and moore models.	10	C07	L2
17	1KT18EC017	Analyse the synchronous sequential circuit shown in the figure below. $ \begin{array}{c} $	10	CO8	L4
18	1KT18EC018	Construct the excitation table, transition table, state table and state diagram for the Moore× sequential circuit shown in figure.	10	CO8	L4

19	For the logic diagram given in figure, a)Derive the excitation and output equations. b)Write the		CO8	L4
	next state equations c)Construct a transition table and d)Draw the state diagram. $ \begin{array}{c} $			
	Construct the state table for the following state diagram $ \begin{array}{c} $	10	C08	L4
21	Give the output function, excitation table and state transition diagram by analyzing the sequential circuit shown in the figure below.	10	CO8	L4



D3. TEACHING PLAN – 3

Module - 5

Title:	Applications of digital circuits	Appr	8Hrs
		Time:	
а	Course Outcomes	-	Bloom
			S
-	The student should be able to:	-	Level
1	Understand the structure of HDL, operators using block diagram & compare between VHDL & Verilog.	CO9	L2
2	Understand the structure of Data flow description using block diagram &	CO10	L2
	flowchart.		
b	Course Schedule		
Class	Module Content Covered	СО	Level
No			
1	Introduction	CO9	L2
2	A brief history of HDL	CO9	L2
3	Structure of HDL Module	CO9	L2
4	Operators	CO9	L2
5	Data types	CO9	L2
6	Types of Descriptions (only VHDL)	CO9	L2
7	Simulation and synthesis	CO9	L2
8	Brief comparison of VHDL and Verilog	CO9	L2
9	Data-Flow Highlights of Data flow descriptions	CO10	L2
10	Structure of data-flow description	CO10	L2

С	Application Areas	СО	Level
1	Used for RTL or logic level description of any digital VLSI circuits.	CO9	L2
2	Digital circuits are part of real time applications like ALU, digital clocks .	CO10	L2
d	Review Questions	-	-
1	Given $A = 1000$ and $B = 0011$, perform the following operations: i) A XNOR B		L3
	ii) Shift B two position left logical iii) Reduction NAND iv) Verilog concatenation {A,B} v) Verilog modules A%B.		
2	Design a binary Multiplier using CPLDv logic	CO9	L3
3	Design Serial adder using PLD Logic	CO9	L3
4	Derive the characteristics equations of SR and JK Flip Flops.	CO9	L3
5	With a neat circuit diagram, explain the working of a universal shift register.	CO10	L3
6	Design a synchronous MOD-6 counter using clocked JK FF.	CO10	L3
7	With neat diagram and counting sequence explain synchronous MOD-10 counter.	CO10	L3
8	With neat diagram and counting sequence explain 4-bit binary ripple Counter.	CO10	L3
е		-	-
1			
2			

E3. CIA EXAM - 3

a. Model Question Paper - 3

Crs Code	<u>o</u> .	18EC34	Sem:	3	Marks:	40	Time:	80 mini	minutes		
Cou		Software	engineerii								
-			•	-	ons, each c	arry equ	ial marks.	Mar	k CO	Level	
1	a	Write any	Write any two differences between mealy and moore model.								
	b	and an out are as foll $J_A = xB +$	A sequential circuit has two flip-flops A and B, two inputs x and y, and an output Z. The flip-flop function and the circuit output functions are as follows: $J_A = xB + \overline{yB}$; $K_A = x\overline{yB}$; $J_B = x\overline{A}$; $K_A = x\overline{y} + A$; $Z = xyA + \overline{xyB}$ Write the excitation table and transition table for the same.							L4	
	С	A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with T flip-flop.							CO8	L4	

	1			· · · ·	
2	a	A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with T flip-flop.	8	CO9	L3
	b	Construct the state table for the following state diagram.	9	CO9	L4
	с	What is race around condition? Discuss in detail.	9	CO9	L4
3	a	What are the steps to be followed for the design of sequential circuits?	8	CO10	L2
	b	Draw the state diagram of a Mealy machine to detect as input sequence 10110 with overlap. An output 1 is to be generated on when the sequence is detected.	8	CO10	L2
	С	Design a cyclic modulo-8 synchronous counter using T flip-flop that will count the number of occurrences of an input; that is, the number of times it is 1. The input variable X must be coincident with the clock to be counted. The counter is to count in binary.	9	CO10	L2
4	a	Design a binary Multiplier using CPLDv logic	8	CO10	L3
	b	Design Serial adder using PLD Logic	8	CO10	L3
	c	Derive the characteristics equations of SR and JK Flip Flops.	9	CO10	L3

b. Assignment – 3

Note: A distinct assignment to be assigned to each student.

	ciffee ass	igninent to	50 4551	ginea to each sta	adenti					
			Мо	del Assignment	Question	5				
Code:	18EC34	Sem:	3	Marks:	10/10	Time:	90 - 120	minut	es	
ourse: Digital System Design										
Note: Each student to answer 2-3 assignments. Each assignment carries equal mark.										
ι	JSN		As	signment Des	cription		Mark	CO	Level	
							S			
1KT1	8EC001	Derive the c	haracte	eristics equation	s of SR an	d JK Flip	10	CO9	L3	
		Flops.	lops.							
2 1KT18EC002 With a neat circuit diagram, explain the working of a universal shift register.						10	CO9	L3		
	iode: se: Each L	Code: 18EC34 se: Digital S Each student USN 1KT18EC001 1KT18EC002	Code: 18EC34 Sem: Se: Digital System Desi Each student to answer 2 USN 1KT18EC001 Derive the of Flops. 1KT18EC002 With a neat	Mo Code: 18EC34 Sem: 3 se: Digital System Design Each student to answer 2-3 assisted USN As 1KT18EC001 Derive the characted Flops. 1KT18EC002 With a neat circuit	Model Assignment Code: 18EC34 Sem: 3 Marks: See: Digital System Design Sem: 3 Marks: Each student to answer 2–3 assignments. Each assignment Design Sem: Assignment Design 1KT18EC001 Derive the characteristics equation Flops. 1KT18EC002 With a neat circuit diagram, explain	Model Assignment Question: Model Assignment Question: Marks: 10/10 See: Digital System Design Intervention: Intervention: See: Digital System Design Intervention: Intervention: See: See: Digital System Design Intervention: See: Digital System Design Intervention: Intervention: See: See: See: See: See: See: See: See: See: See: See: See: See: See: See:	se: Digital System Design Each student to answer 2–3 assignments. Each assignment carries equ USN Assignment Description 1KT18EC001 Derive the characteristics equations of SR and JK Flip Flops. 1KT18EC002 With a neat circuit diagram, explain the working of a	Model Assignment Questions Code: 18EC34 Sem: 3 Marks: 10/10 Time: 90 - 120 See: Digital System Design Image: Second System	Model Assignment Questions Code: 18EC34 Sem: 3 Marks: 10/10 Time: 90 - 120 minut See: Digital System Design Image: Second S	

					
		Design a synchronous MOD-6 counter using clocked JK FF.	10	CO9	L3
4		With neat diagram and counting sequence explain synchronous MOD-10 counter.	10	CO9	L3
5		With neat diagram and counting sequence explain 4-bit binary ripple Counter.	10	CO9	L3
6	1KT18EC006	Write the differences between Synchronous and Asynchronous counters.	10	CO9	L3
7	1KT18EC007	Design a synchronous MOD-5 counter using clocked JK FF.	10	CO9	L3
8	1KT18EC008	Derive the characteristics equations of D and T Flip Flops.	10	CO9	L3
9		Explain the working principle of mod-8 binary ripple counter, configured using positive edge triggered T-FF. also draw the timing diagram.	10	CO9	L3
10	1KT18EC010	Design Mod–6 synchronous counter using JK flip–flop	10	CO9	L3
11		Design a synchronous counter to count from 0000 to 1001 using JK flip-flops	10	CO9	L3
12		Draw the circuit of a 3-bit asynchronous down counter using negative edge triggered JK flip-flops and draw the timing waveforms.	10	CO9	L3
13		Design and implement a synchronous counter to count the sequence 0-3-2-5-1-0 using negative edge triggered JK flip-flops.	10	CO9	L3
14		Derive the characteristics equations of SR and JK Flip Flops.	10	CO9	L3
15	1KT18EC015	With a neat circuit diagram, explain the working of a universal shift register.	10	CO9	L3
16	1KT18EC016	Design a synchronous MOD-6 counter using clocked JK FF.	10	CO9	L3
17	1KT18EC017	With neat diagram and counting sequence explain synchronous MOD-10 counter.	10	CO9	L3
18	1KT18EC018	With neat diagram and counting sequence explain 4-bit binary ripple Counter.	10	CO10	L3
19	1KT18EC019	Write the differences between Synchronous and Asynchronous counters.	10	CO10	L3
20	1KT18EC020	Design a synchronous MOD-5 counter using clocked JK FF.	10	CO10	L3
21	1KT18EC021	Derive the characteristics equations of D and T Flip Flops.	10	CO10	L3
22	1KT18EC022	Explain the working principle of mod-8 binary ripple counter, configured using positive edge triggered T-FF. also draw the timing diagram.	10	CO10	L3
23	1KT18EC020	Design Mod-6 synchronous counter using JK flip-flop	10	CO10	L3
24		Design a synchronous counter to count from 0000 to 1001 using JK flip-flops	10	CO10	L3
25		Draw the circuit of a 3-bit asynchronous down counter using negative edge triggered JK flip-flops and draw the timing waveforms.	10	CO10	L3

F. EXAM PREPARATION

1. University Model Question Paper

Cour	rse:	Digital System	Design				Month	/ Year	Dec /	2018
Crs (Code:	18EC34	Sem:	3	Marks:	100	Time:		180	
									minut	es
-	Not e	Answer any Fl	VE full quest	tions. All que	estions carry	equal mark	s.	Mark s	СО	Leve I
1	a	Explain combin	ational logic (Circuit with the	e help of block	diagram		5	C01	L2
	b	Define the foll explanation a.Literal b.Min f.Normal SOP	term c.Maxte a. f b. f c. f	erm d.Canoni $T(X, Y, Z) = \sum_{i=1}^{n} (0, 2, 4, i)$ $T(X, Y, Z) = \prod_{i=1}^{n} (0, 3, 5, i)$	cal SOP e.Ca 6) + dc(7) ,6).dc(7) 0,1,4,8,9,10) + dc(2,	nonical POS		8	C01	L2
	c	Design a logic o the following re a.Output 'X' will b.'X' will remain using suitable g	7	C02	L3					
				OR						
	a Two motors M2 and M1 are controlled by three sensors S3, S2, S1. Or motor M2 is to run any time all three sensors are on. The other motor is to run whenever sensors S2 or S1 but not both are on and S3 is off. For a sensor combinations where M1 is on, M2 is to be off except when all the three sensors are off and then both motors must remain off. Construct the truth table and write the Boolean output equation.								C01	L3
-	b	Express the following SOP expressions into minterm list form and hence write maxterm list. a. $f(a, b, c, d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$ b. $f(a, b, c, d) = (a'b'c + ab'd + abcd + a'b'cd + abc'd)$							C01	L3
	с	For the following all the prime in disjunctive norm $\sum m(4,5,7,12,14)$	nplicants and nal expression	apply Petrick	's method to f	find the irred	undant	7	CO2	L3
2	a	Two motors M2 and M1 are controlled by three sensors S3, S2, S1. One motor M2 is to run any time all three sensors are on. The other motor is to run whenever sensors S2 or S1 but not both are on and S3 is off. For all sensor combinations where M1 is on, M2 is to be off except when all the three sensors are off and then both motors must remain off. Construct the truth table and write the Boolean output equation.								L3
	b	Implement the b) $f(a, b, c, d)$	6	CO3	L4					
2	a	Implement the	-		with 8:1 multi .0,11,12,13) +	<u> </u>		7	CO4	L4

	b	Design and implement a 4-bit look ahead carry adder.	8	CO4	L4
	c	Configure a 16 to 1 MUX using 4 to 1 MUX.	5	CO4	L3
3	а	Derive the characteristics equations of D and T Flip Flops.	6	CO6	L3
-	b	Explain the working of SR flip flop with diagrams	5	CO5	L2
	с	Explain Gated SR and Gated D flip-flop with waveforms	8	C08	L4
		OR			
3	а	Explain the following: a.Switch debouncing and its elimination. b.Race around problem and its elimination	8	CO5	L2
	b	Derive the characteristics equations of SR and JK Flip Flops.	6	CO6	L3
	с	Derive the characteristics equations of D and T Flip Flops.	6	CO6	L3
4	а	Explain Mealy and Moore Model with block diagram	10	CO5	L2
	b	Design a synchronous MOD 5 counter with necessary diagrams	10	C08	L4
		OR			
4	a	Compare Gate logic ,PLD and IC logic with atleast 5 features.	5	CO9	L2
	b	Write a switch level description for the inverter circuit with nmos and pmos.	7	CO9	L2
	С	Given A = 1000 and B = 0011, perform the following operations: i) A XNOR B ii) Shift B two position left logical iii) Reduction NAND iv) Verilog concatenation {A,B} v) Verilog modules A%B.	8	CO9	L3
5	a	Explicate the structure of verilog module.	6	C09	L2
	b	Describe scalar data type used in VHDL.	7	C10	L2
	C	Write behavioral description of the full adder circuit using VHDL and verilog.	7	CO10	L2
		OR			
5	a	With a neat circuit diagram, explain the working of a universal shift register.	7	CO10	L2
	b	Design a synchronous MOD-6 counter using clocked JK FF.	8	CO10	L4
	c	With neat diagram and counting sequence explain synchronous MOD-10 counter.	5	CO10	L2

2. SEE Important Questions

Cour	se:	DSD					Month	/ Year	-	
Crs Code:		18EC34	Sem:	3	Marks:	100	Time:		180 minut	es
	Note	Answer any l	FIVE full ques	tions. All qu	estions carry	/ equal marl	<s.< th=""><th>-</th><th>-</th><th></th></s.<>	-	-	
Mod	Qno.	Important Q	uestion					Mark	СО	Year
ule								S		
1	1	Explain comb	inational logic	Circuit with th	e help of bloc	k diagram		5	C01	L2
	2	explanation	a. b.	Ū	ical SOP e.C	anonical POS		. 8	C01	L2
			d.	$f(A, B, C, D) = \mathbb{II}M($	0,2,4,10,11,14,15)					
	3	a. f(a, b, c,	following SOP a list d) = (a'b'c + ab'd) $d) = (a'b'c + ab'd)$	list form an	d hence	6	C01	L3		
	4	Find all the Prin		8	C02	L2				
		πd(8,10) using								
	5	Two motors M2 and M1 are controlled by three sensors S3, S2, S1. On motor M2 is to run any time all three sensors are on. The other motor is to run whenever sensors S2 or S1 but not both are on and S3 is off. For a sensor combinations where M1 is on, M2 is to be off except when all the three sensors are off and then both motors must remain off. Construct the truth table and write the Boolean output equation.							C02	L3
2		Davier of C	5	CO3						
2	1	Design a Combinational Circuit that accepts two unsigned 2-bi binary no. and provides 3 outputs. Inputs: $A=A1A0$ and $B=B1B0$ Output: $A=B$, $A>B$, $A.$								L4
	2	Implement the multiple functions: a) $f(a, b, c, d) = \sum m(0,4,8,10,14,15)$. b) $f(a, b, c, d) = \sum m(3,7,9,13)$. Using two 3 to 8 decoders.							CO3	L4
	3	Implement th	e following Bo	olean function	with 8.1 mul	tiplexer		5	CO4	L4
		implement th	-	$= \sum m(0,2,6,2)$)			
	4	Design and i	mplement a	4-bit look ahe	ead carry add	der.		7	CO3	L4
	5	•	omparator to lese using cas				equal.	5	CO4	L4
3	1	Explain the f	allowing					8	C05	L2
5	I		onowing.					0		

	a.Switch debouncing and its elimination. b.Race around problem			
	and its elimination			
2	Explain basic bistable element	5	CO5	L2
3	What is meant by triggering of flip-flops? Name the different triggering methods.	5	CO5	L2
4	Derive the characteristics equations of SR and JK Flip Flops.	6	C06	L3
5	Derive the characteristics equations of D and T Flip Flops.	6	CO6	L3
4 1	Understand the Mealy & Moore models using their Block diagrams.	8	C07	L2
2	Analyze the synchronous sequential circuit shown in the figure below.	8	CO8	L4
	$\begin{array}{c c} & A & & B & & FF \\ \hline & & & & & \\ \hline & & & & \\ \hline & & & & \\ \hline & & & &$			
3	Construct the state table for the following state diagram.	10	CO7	L4
4	A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with JK flip-flop.	8	CO8	L4
5	For the logic diagram given in figure, a)Derive the excitation and output equations. b)Write the next state equations c)Construct a transition table and d)Draw the state diagram. $\frac{1}{2} \int \frac{1}{2} \int \frac{1}{$	8	CO8	L4

Copyright ©2017. cAAS.

5	1	Explicate the structure of verilog module.	5	C09	L2
	2	Describe scalar data type used in VHDL.	5	C10	L2
	3	Discuss logical and arithmetic operators used in VHDL.	6	CO5	L2
	4	Elaborate any two data types used in verilog.	4	CO5	L2
	5	Write behavioral description of the full adder circuit using VHDL and verilog.	4	CO5	L2
	6	Write a switch level description in VHDL for the inverter circuit with nmos and pmos.	6	CO5	L2

G. Content to Course Outcomes

1. TLPA Parameters

Table 1: TLPA – Example Course

			-				
Мо	Course Content or Syllabus	Content	Blooms'	Final	Identifie	Instructi	Assessmen
dul	(Split module content into 2 parts which	Teachin	Learnin	Bloo	d Action	on	t Methods
e-	have similar concepts)	g Hours	g Levels	ms'	Verbs	Methods	to Measure
#			for	Level	for	for	Learning
			Content		Learning	Learning	
Α	В	С	D	E	F	G	Н
1	Software Crisis, Need for Software	5	L4	L4	_	Lecture	Slip test
	Engineering. Professional Software		Analyze	Anal	Understa		
	Development, Software Engineering Ethics.			yze	nd		
	Case Studies.				_		
	Models: Waterfall Model , Incremental				Explore		
	Model and Spiral Model . Process activities.						
1	Requirements Engineering Processes	5	L3	L3	–Identify	Explanat	Q & A
	.Requirements Elicitation and Analysis .		Apply	Appl		ion	
	Functional and non-functional		,	y.			
	requirements . The software Requirements			,			
	Document .Requirements Specification.						
	Requirements validation .Requirements						
	Management .						
	Context models . Interaction models	5	L3	L3		Descript	Q & A
	Structural models . Behavioral models .		-	-	Interpret	-	QuA
			Apply		Interpret		
	Model-driven engineering.			У	-		

2	Introduction to RUP , Design Principles.	5			-	Explanat	Q & A
	Object–oriented design using the UML.		L4	L4	Compare	ion	
	Design patterns. Implementation issues.		Analyze	Anal	-		
	Open source development.			yze			
3	Development testing, Test-driven	5	L3	L3			Focused on
	development , Release testing , User		Apply	Appl	Illustrate		analyzing /
	testing. Test Automation.			У	-		compare
3	Evolution processes . Program evolution	5	L4	L4	-	Descript	Q & A
	dynamics. Software maintenance. Legacy		Analyze	Anal	Examine	ion	
	system management			yze	-		
4	Software pricing . Plan-driven	5	L4	L4	-Analyze	Explanat	Slip test
	development. Project scheduling:		Analyze	Anal	-	ion	
	Estimation techniques .			yze			
4	Software quality. Reviews and inspections.	5	L2	L2	-Identify	Descript	Q & A
	Software measurement and metrics.		Underst	Unde	. —	ion	
	Software standards.		and	rstan			
				d			
5	Coping with Change , The Agile Manifesto:	5	L2	L2	-	Develop	Q & A
	Values and Principles.		Underst	Unde	Understa		
			and	rstan	nd		
				d	-		
5	SCRUM and Extreme Programming. Plan-	5	L2	L2	-Explain	Descript	Q & A
	driven and agile development . Agile		Underst	Unde	-	ion	
	project management , Scaling agile		and	rstan			
	methods			d			

2. Concepts and Outcomes:

Table 2: Concept to Outcome – Example Course

Мо	Learning or	Identified	Final	Concept	CO Components	Course Outcome
dul	Outcome	Concepts	Concept	Justification	(1.Action Verb,	
e-	from study	from		(What all Learning	2.Knowledge,	
#	of the	Content		Happened from	3.Condition /	Student Should
	Content or			the study of	Methodology,	be able to
	Syllabus			Content / Syllabus.	4.Benchmark)	
				A short word for		
				learning or		
				outcome)		
A	Ι	J	K	L	М	Ν

Copyright ©2017. cAAS.

1	- Software	_	Software life	Software process	-Explore	Explore the various
	Crisis, Need		cycle	activities	-software system,	types of software
		process	cycic		component or	system
	Engineering.	process			process	System
	Professional				-system models	
	Software				-realistic constraints.	
	Development					
	, Software					
	Engineering					
	Ethics. Case					
	Studies.					
	Models:					
	Waterfall					
	Model ,					
	Incremental					
	Model and					
	Spiral					
	Model .					
	Process					
	activities					
1	-	-	Software	Requirement	–ldentify	ldentify the
	Requirement	Requirem	Requirement	Analysis		software
	s	ent	Specification		software	development
	Engineering	Analysis	s		development,	requirements
	Processes	-			–Requirements Engineering	
	.Requiremen				Processes.	
	ts Elicitation					
	and					
	Analysis .					
	Functional					
	and non-					
	functional					
	requirement					
	s . The					
	software					
	Requirement					
	s					
	Document					
	.Requiremen					
	ts					
	Specification.					
	Requirement					
	S					
	validation					
	.Requiremen					
	mequirement					

	ts					
	Management					
2	-Context	–Model	System	Development	–Interpret	Interpret the usage
	models . Interaction		-	models	-	of suitable software models
2	-	-Design	Software	Design techniques	-Compare	Compare various
	Introduction		Design and		-software	design techniques
	to RUP,	_	implementati		development	for software
	Design		on		-Design techniques,	development.
	Principles.					
	Object–					
	oriented					
	design using					
	the UML.					
	Design					
	patterns.					
	Implementati					
	on issues.					
	Open source					
	development					
3	• _	–Test	Software	Levels of software	-Illustrate	Illustrate the
	Development	driven	Testing	testing	-software	principles for
	testing,	developm			requirements and	validating the
	Test–driven	ent			software maintenance	software
	development	-			practices	requirements .
	, Release				-Validating	
	testing ,				5	
	User testing.					
	Test					
_	Automation.					
3	-Evolution		Software	Evolution process	-Examine -Software	Examine the
		Evolution	evolution		–Software Maintenance	change
		process			-Change requirement	requirements for
	evolution	-				software

Copyright ©2017. cAAS.

	dynamics.					maintenance .
	Software					
	maintenance					
	. Legacy					
	system					
	management					
4	-Software	-Plan	Software	Development	-Analyze	Analyze the
		driven		panning		software project
		developm	•	panning		management plans
	development	-			-quality assurance	
	. Project	ent			procedures	
	-	-				
	scheduling:					
	Estimation					
<u> </u>	techniques		- ··			
4	-Software	-Software	-	Quality assurance	C . C	Identify the quality
		quality	management	procedures		assurance
	Reviews and	-			development process -Quality assurance	procedures
	inspections.				procedures	
	Software				procedures	
	measuremen					
	t and					
	metrics.					
	Software					
	standards.					
5	-Coping with	-Agile	Agile project	Agile methods for	-Understand	Understand the
	Change , The	project	management	software	-Software	importance of agile
	Agile	managem		development	Development	project
	Manifesto:	ent		-	–Agile project	management
	Values and	_			management	
	Principles.					
	-SCRUM and	-Aaile	SCRUM	Agile methods for	-Explain.Software	Explain the Agile
		method		software	development	method for
	Programmin	meenou		development	-Agile methods	Software
	g. Plan-			acterophiene		Development .
	driven and					Development :
	agile					
1	development					
	-					
	. Agile					
	project					
	management					
	, Scaling					
	agile					
	methods					