## SRI KRISHNA INSTITUTE OF TECHNOLOGY, BANGALORE



COURSE PLAN
Academic Year 2019-20

| Program: | B E - Electronics and Communication Engineering |
| :---: | :---: |
| Semester : | 3 |
| Course Code: | 18EC34 |
| Course Title: | Digital System Design |
| Credit / L-T-P: | $3 / 4-0-0$ |
| Total Contact Hours: | 40 |
| Course Plan Author: | Kiranmayi M |

## Academic Evaluation and Monitoring Cell

## No. 29, Chimney hills, Hesaraghatta Road, Chikkabanavara

 BANGALORE-560090, KARNATAKA , INDIA Phone / Fax :+91-08023721315/23721477, Web: www.skit.org.in
## Table of Contents

A. COURSE INFORMATION ..... 4

1. Course Overview ..... 4
2. Course Content. ..... 4
3. Course Material ..... 5
4. Course Prerequisites ..... 6
5. Content for Placement, Profession, HE and GATE ..... 6
B. OBE PARAMETERS. ..... 7
6. Course Outcomes ..... 7
7. Course Applications ..... 7
8. Mapping And Justification ..... 8
9. Articulation Matrix ..... 9
10. Curricular Gap and Content. ..... 9
11. Content Beyond Syllabus ..... 10
C. COURSE ASSESSMENT ..... 10
12. Course Coverage ..... 10
13. Continuous Internal Assessment (CIA) ..... 10
D1. TEACHING PLAN - 1 ..... 11
Module - 1 ..... 11
Module - 2 ..... 12
E1. CIA EXAM - 1 ..... 13
a. Model Question Paper - 1 ..... 13
b. Assignment - 1 ..... 14
D2. TEACHING PLAN - 2 ..... 18
Module - 3 ..... 18
Module - 4 ..... 19
E2. CIA EXAM - 2 . ..... 21
a. Model Question Paper - 2 ..... 21
b. Assignment - 2 ..... 21
D3. TEACHING PLAN - 3 ..... 25
Module - 5 ..... 25
E3. CIA EXAM - 3 ..... 26
a. Model Question Paper - 3 ..... 26
b. Assignment - 3 ..... 27
F. EXAM PREPARATION ..... 30
14. University Model Question Paper ..... 30
15. SEE Important Questions ..... 32
G. Content to Course Outcomes ..... 33
16. TLPA Parameters ..... 33
17. Concepts and Outcomes ..... 34

Note : Remove "Table of Content" before including in CP Book
Each Course Plan shall be printed and made into a book with cover page Blooms Level in all sections match with A.2, only if you plan to teach / learn at higher levels

## A. COURSE INFORMATION

## 1. Course Overview

| Degree: | BE | Program: | EC |
| :---: | :---: | :---: | :---: |
| Semester: | 3 | Academic Year: | 2019-20 |
| Course Title: | Digital System Design | Course Code: | 18 EC 34 |
| Credit / L-T-P: | 4 / 4-0-0 | SEE Duration: | 180 Minutes |
| Total Contact Hours: | 40 Hours | SEE Marks: | 60 Marks |
| CIA Marks: | 40 Marks | Assignment | 1 / Module |
| Course Plan Author: | Kiranmayi M | Sign .. | Dt: |
| Checked By: |  | Sign .. | Dt: |
| CO Targets | CIA Target : ....... \% | SEE Target: | $\ldots . . . . \%$ |

Note: Define CIA and SEE \% targets based on previous performance.

## 2. Course Content

Content / Syllabus of the course as prescribed by University or designed by institute. Identify 2 concepts per module as in G.

| Mod <br> ule | Content | Teachi <br> ng <br> Hours | Identified <br> Module <br> Concepts | Blooms <br> Learning <br> Levels |
| :---: | :--- | :---: | :---: | :---: |
| 1 | Definition of combinational, canonical forms, Generation <br> of switching equations from truth tables, Karnaugh <br> maps-3, 4 and 5 variables. Incompletely specified <br> functions (Don't care terms). Simplifying max - term <br> equations. Quine -McClusky minimization technique, <br> Quine - McClusky using don't care terms, Reduced Prime <br> Implicant tables. | 8 | Boolean <br> function <br> simplification | L2, L3 |


| 2 | General approach, Decoders-BCD decoders, Encoders. Digital multiplexers-using multiplexers as Boolean function generators. Adders and Subtractors-Cascading full adders, Look ahead carry, Binary comparators. Design methods of building blocks of combinational logics. | 8 |  <br> Arithmetic circuits design | L4 |
| :---: | :---: | :---: | :---: | :---: |
| 3 | Basic Bistable element, Latches, SR latch, application of SR latch, A Switch debouncer, The gated SR latch. The gated D Latch, The Master-Slave Flip-Flops (Pulse-Triggered Flip-Flops): The master-slave SR Flip-Flops, The masterslave JK Flip-Flop. Characteristic equations, Registers, Counters-Binary Ripple Counter, Synchronous Binary counters, Counters based on Shift Registers, Design of a Synchronous counters, Design of a Synchronous Mod-6 counters using clocked JK Flip-Flops Design of a Synchronous Mod-6 counter using clocked D, T, or SR Flip Flops | 8 | Sequential Circuits design | L4 |
| 4 | Introduction, Mealy and Moore models, State machine notation, synchronous sequential circuit analysis and design. Construction of state Diagrams, Counters Design. | 8 |  | L2, L4 |
| 5 | Module 5: Applications of Digital Circuits, Design of a Sequence Detector, Design Example - Code Converter, Design of Iterative Circuits (Comparator), Guidelines for construction of state graphs, Design of Sequential Circuits using CPLDs, Design of Sequential Circuits using ROMs, Design of Sequential Circuits usingPLAs,and FPGAs, Serial Adder with Accumulator, Design of Binary Multiplier, Design of Binary Divider. | 8 | Sequential Ciruit design using PLA's and PLD's | L3 |
| - |  | 40 | - | - |

## 3. Course Material

Books \& other material as recommended by university ( $\mathrm{A}, \mathrm{B}$ ) and additional resources used by course teacher (C).

1. Understanding: Concept simulation / video ; one per concept ; to understand the concepts ; 15

- 30 minutes

2. Design: Simulation and design tools used - software tools used ; Free / open source
3. Research: Recent developments on the concepts - publications in journals; conferences etc.

| Modul <br> es | Details | Chapter <br> s in <br> book | Availability |
| :---: | :---: | :---: | :---: |
| A | Text books (Title, Authors, Edition, Publisher, Year.) | - | - |
| $1,2,3$, <br> 4,5 | Digital logic applications and design by John M Yarbrough | $3,4,5,6$, | In Lib / In <br> Dept |


| $1,2,3$, <br> 4,5 | Logic Design by Sudhakar Samuel | $1,2,3,4$, | In Lib / In |
| :---: | :--- | :---: | :---: |
| B | Reference books (Title, Authors, Edition, Publisher, Year.) | - | - |
| $1,2,3$, <br> 4,5 | DSD by A P Godse |  | In Lib |
| C | Concept Videos or Simulation for Understanding | - | - |
| C1 | Introduction to DSD: you tube: nptelhrd |  |  |
| C2 | Digital circuit simulation: YouTube: techtrainingonline |  |  |
| C3 | Understanding basics of Flip Flops: Tecnitude GATE |  |  |
| C4 | Digital Logic Design:YouTube:scikidus |  |  |
| C5 | Digital Electronics Lectures:YouTube:Flyhigh Tutorials. |  |  |
|  |  |  |  |
| D | Software Tools for Design |  |  |
|  | MultiSim Simulation tool, Pspice tool |  |  |
| E | Recent Developments for Research | - | - |
|  | Future trends in software engineering for mobile apps - <br> https://ieeexplore.ieee.org/document/7476770 |  |  |
|  |  |  |  |
| F | Others (Web, Video, Simulation, Notes etc.) |  |  |
| 1 |  | - | - |
| 2 |  |  |  |

## 4. Course Prerequisites

Refer to GLO1. If prerequisites are not taught earlier, GAP in curriculum needs to be addressed. Include in Remarks and implement in B.5.
Students must have learnt the following Courses / Topics with described Content . . .

| Mod ules | Course Code | Course Name | Topic / Description | Sem | Remarks | Blooms Level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | $\begin{aligned} & \text { 18ELN } 15 \\ & / 25 \end{aligned}$ | Basic <br> Electronics | Digital Electronics | 1/2 |  | L2,L3 |

## 5. Content for Placement, Profession, HE and GATE

The content is not included in this course, but required to meet industry \& profession requirements and help students for Placement, GATE, Higher Education, Entrepreneurship, etc. Identifying Area / Content requires experts consultation in the area.
Topics included are like, a. Advanced Topics, b. Recent Developments, c. Certificate Courses, d. Course Projects, e. New Software Tools, f. GATE Topics, g. NPTEL Videos, h. Swayam videos etc.

| Mod <br> ules | Topic / Description | Area | Remarks <br> Level |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | FPGA development EdgeSparatan 6 | Chip designing | Certificate <br> Electronics <br> core industries | L4 |


| 2 | VeriLog | Simulation Tool | Hardware <br> language for logical syntesis | L4 |
| :---: | :--- | :--- | :--- | :---: |
| 3 | VHDL(VHSIC-HDL) | Electronic design <br> automation | HDL for high speed <br> integrated circuit | L4 |

## B. OBE PARAMETERS

## 1. Course Outcomes

Expected learning outcomes of the course, which will be mapped to POs. Identify a max of 2 Concepts per Module. Write 1 CO per Concept.

| Mod ules | Course Code.\# | Course Outcome <br> At the end of the course, student should be able to . . . | Teach. Hours | Concept | Instr <br> Method | Assessm ent Method | Blooms' Level |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 18 EC 34.1 | Understand the SOP \& POS <br> expressions $\&$ their <br> simplifications from truth table.  | 4 | Combinati onal circuits | Lecture | Assignme nt Unit Test $\&$ IA | L2 <br> Understand ing |
| 1 | 18 EC 34.2 | Solving max terms of SOP \& POS using simplification techniques like k-map, Quine -McClusky minimization <br> \& Reduced Prime Implicant tables. | 4 | Boolean algebra | Lecture | Assignme nt Unit Test $\&$ IA | $\begin{gathered} \text { L3 } \\ \text { Apply } \end{gathered}$ |
| 2 | 18 EC 34.3 | Analyze \& Design of Boolean Expressions using Decoders \& Multiplexers. | 4 | Boolean function generators | Lecture |  | L4 <br> Analyze |
| 2 | 18 EC 34.4 | Analyze \& Design of Adders \& Subs tractors using K-map | 4 | Arthematic circuits | Lecture | Assignme nt Unit Test $\&$ IA | L4 <br> Analyze |
| 3 | 18 EC 34.5 | Understand the logics of Flip flops \& Latches using Logic diagrams \& verifying with truth table. | 4 | Flip flops | Lecture | Assignme nt Unit Test $\&$ IA | L2 <br> Understand ing |
| 3 | 18EC34.6 | Analyze \& Design of counters using clocked D,T or SR flip flops. | 4 | Counters | Lecture | Assignme nt Unit Test $\&$ IA | L4 <br> Analyze |

COURSE PLAN - CAY 2019-20

| 4 | 18 EC 34.7 | Understand the Mealy \& Moore models using their Block diagrams. | 4 | State machines | Lecture | Assignme <br> nt <br> Unit Test <br> $\&$ <br> IA | L2 <br> Understand ing |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 18EC34.8 | Analyze \& Design of Sequential circuits using State \& state transition technique. | 4 | Sequential circuit design | Lecture | Assignme nt Unit Test $\&$ IA | L4 <br> Analyze |
| 5 | 18EC34.9 | Analyze and design sequential circuits using programmable logic devices | 4 | HDL | Lecture <br> \& PPT | Assignme nt Unit Test $\&$ IA | L4 <br> Analyze |
| 5 | 18EC34.10 | Analyze and design applications of digital circuits | 4 | data-flow descriptio n | Lecture <br> \& PPT | Assignme nt Unit Test $\&$ IA | L4 <br> Analyze |
| - | - | Total | 40 | - | - | - | L2-L4 |

## 2. Course Applications

Write 1 or 2 applications per CO.
Students should be able to employ / apply the course learnings to . . .

| Mod ules | Application Area Compiled from Module Applications. | CO | Level |
| :---: | :---: | :---: | :---: |
| 1 | Used in design of adders, multiplexers, demultiplexers, decoders, encoders , comparators. | CO1 | L2 |
| 2 | Automated Cafeteria, home automation office automation etc | CO2 | L3 |
| 2 | To effective data exchange In communication system and to implement home alarm system, all digital devices including mobiles, laptops palmtops, notebooks etc | CO3 | L4 |
| 4 | In forming ALU for desinging CPU to GPU | CO4 | L4 |
| 5 | In formation of Registers, memory elements, counter design for digital clocks. | CO5 | L2 |
| 6 | To Set an AC timer, Flashing indicator lights of your vehicle, etc | CO6 | L4 |
| 7 | To designing the sequential circuits \& Can be used in video controller | C07 | L2 |
| 8 | To design Elevator, vending machine, etc. | CO8 | L4 |
| 9 | Modern CPU's, computers, cell phones, digital clocks have finite state machine to control it | CO9 | L4 |
| 10 | Digital circuits found in high -tech devices like ALU, computer memory ,registers and microprocessors. | CO10 | L4 |

## 3. Mapping And Justification

CO - PO Mapping with mapping Level along with justification for each CO-PO pair.
To attain competency required (as defined in POs) in a specified area and the knowledge \& ability required to accomplish it.

| Mod ules | Mapping |  | Mapping Level | Justification for each CO-PO pair | Lev <br> el |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - | co | PO | - | ‘Area’: ‘Competency’ and ‘Knowledge’ for specified 'Accomplishment' | - |
|  | CO1 | PO1 | 3 | Applying the knowledge to simplify complex circuits. | L2 |
|  | CO2 | PO1 | 3 | Knowledge of Boolean algebra helps the students in circuit designing | L3 |
|  | CO2 | PO2 | 3 | Analysis of circuit provide the students for better understanding of digital circuits | L |
|  | CO3 | PO1 | 3 | Its sound foundation to analyze digital circuits | L4 |
|  | CO3 | PO2 | 2 | Choose a simplified circuit for implementing a combinational circuit using an appropriate simplification method | L2 |
|  | CO3 | PO3 | 2 | Designing of complex combinational circuits | L4 |
|  | CO4 | PO1 | 3 | This knowledge required to design mathematical circuits | L2 |
|  | CO4 | PO3 | 2 | Designing of complex combinational circuits | L4 |
|  | CO4 | PO4 | 2 | Choose a simplified circuit for implementing a combinational circuit using an appropriate simplification method | L2 |
|  | CO5 | PO2 | 2 | Having knowledge in Flip flop and latches students could develop sequential circuit | L2 |
|  | CO5 | PO3 | 2 | Knowledge of Flip flops could be used to reduce the complexity of the sequential circuit | L2 |
|  | CO5 | PO4 | 2 | Having the knowledge in various sequential circuit design principles students could analyze the problem and come to a conclusion on which design principle to be use | L3 |
|  | CO6 | PO1 | 3 | Knowledge in counter design helps to find solutions for complex engineering problems in digital electronics | L4 |
|  | CO6 | PO3 | 3 | Knowledge in counter design helps digital electronics engineers to develop solutions for complex Engineering problems | L4 |
|  | CO6 | PO4 | 2 | Choose a simplified circuit for implementing a Sequential circuit using an appropriate Flip flop. | L2 |
|  | CO7 | PO1 | 2 | An understanding state models helps to design automated machines. | L4 |
|  | CO8 | PO1 | 2 | Knowledge in State Machines helps to find solutions for complex automated machines. | L2 |
|  | CO8 | PO2 | 2 | Knowledge in State Machines helps to analyze complex automated machines | L4 |
|  | CO8 | PO3 | 2 | Basic principles of State Machines help to design a complex automated machine. | L3 |
|  | CO9 | PO1 | 2 | Knowledge of programmable logic devices will help designing flexible digital circuits. | L3 |
|  | CO9 | PO3 | 2 | Fast and new digital circiuts can be designed with PLD's | L3 |


|  | CO10 | PO1 | 2 | Apply the suitable algorithms to design digital logic circuits | L3 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | CO10 | PO3 | 2 | Knowledge required to know the flow of data graphically | L4 |
|  |  |  |  |  |  |

## 4. Articulation Matrix

CO - PO Mapping with mapping level for each CO-PO pair, with course average attainment.

| - | - | Course Outcomes | Program Outcomes |  |  |  |  |  |  |  |  |  |  |  |  |  |  | - |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mod ules | CO.\# | At the end of the course student should be able to . . | $\begin{gathered} \mathrm{PO} \\ 1 \end{gathered}$ |  | $\begin{gathered} \mathrm{PO} \\ 3 \end{gathered}$ | $\begin{gathered} \mathrm{PO} \\ 4 \end{gathered}$ | $\begin{gathered} \mathrm{PO} \\ 5 \end{gathered}$ | PO | $\begin{gathered} \mathrm{PO} \\ 7 \end{gathered}$ | $\begin{array}{\|c\|} \hline \mathrm{PO} \\ 8 \end{array}$ | $\begin{gathered} \mathrm{PO} \\ 9 \end{gathered}$ | $\mathrm{PO}$ | $\mathrm{PO}$ | $\begin{aligned} & \mathrm{PO} \\ & 12 \end{aligned}$ | $\begin{aligned} & \mathrm{PS} \\ & \mathrm{O} 1 \end{aligned}$ | $\begin{aligned} & \mathrm{PS} \\ & \mathrm{O} 2 \end{aligned}$ | $\begin{array}{\|c\|} \mathrm{PS} \\ \mathrm{O} 3 \end{array}$ | Lev |
| 1 | 18EC34.1 | Understand the SOP $\&$ POS <br> expressions $\&$  their <br> simplifications from truth  <br> table.    | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  | L2 |
| 1 | $18 \mathrm{EC} 34.2$ | Solving max terms of SOP \& POS using simplification techniques like k-map, Quine -McClusky minimization \& Reduced Prime Implicant tables. | X | X |  |  |  |  |  |  |  |  |  |  |  |  |  | L3 |
| 2 | 18 EC 34.3 | Analyze \& Design of Boolean Expressions using Decoders \& Multiplexers. | X | X | X |  |  |  |  |  |  |  |  |  |  |  |  | L4 |
| 2 | 18 EC 34.4 | Analyze \& Design of Adders \& Subs tractors using K-map | X |  | X | X |  |  |  |  |  |  |  |  |  |  |  | L4 |
| 3 | 18 EC 34.5 | Understand the logics of Flip flops \& Latches using Logic diagrams \& verifying with truth table. |  | X | X | X |  |  |  |  |  |  |  |  |  |  |  | L2 |
| 3 | 18EC34.6 | Analyze \& Design of counters using clocked D,T or SR flip flops. | X |  | X | X |  |  |  |  |  |  |  |  |  |  |  | L4 |
| 4 | 18 EC 34.7 | Understand the Mealy \& Moore models using their Block diagrams. | X |  |  |  |  |  |  |  |  |  |  |  |  |  |  | L2 |
| 4 | 18 EC 34.8 | Analyze \& Design of Sequential circuits using State \& state transition technique. | X | X | X |  |  |  |  |  |  |  |  |  |  |  |  | L4 |
| 5 | 18 EC 34.9 | Understand the structure of HDL, operators using block diagram \& compare between VHDL \& Verilog. |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  | L2 |
| 5 | $\begin{gathered} 18 \mathrm{EC} 34.1 \\ 0 \end{gathered}$ | Understand the structure of Data flow description using |  |  | X |  |  |  |  |  |  |  |  |  |  |  |  | L2 |



## 5. Curricular Gap and Content

Topics \& contents not covered (from A.4), but essential for the course to address POs and PSOs.

| Mod <br> ules | Gap Topic | Actions Planned | Schedule Planned | Resources Person | PO Mapping |
| :--- | :--- | :--- | :--- | :--- | :--- |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

## 6. Content Beyond Syllabus

Topics \& contents required (from A.5) not addressed, but help students for Placement, GATE, Higher Education, Entrepreneurship, etc.

| Mod <br> ules | Gap Topic | Area | Actions <br> Planned | Schedule <br> Planned | Resources <br> Person | PO Mapping |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 |  |  |  |  |  |  |
| 2 |  |  |  |  |  |  |
| 3 |  |  |  |  |  |  |
| 4 |  |  |  |  |  |  |
| 5 |  |  |  |  |  |  |

## C. COURSE ASSESSMENT

## 1. Course Coverage

Assessment of learning outcomes for Internal and end semester evaluation. Distinct assignment for each student. 1 Assignment per chapter per student. 1 seminar per test per student.

| Mod ules | Title | Teach <br> Hours | No. of question in Exam |  |  |  |  |  | CO | Levels |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \text { CIA- } \\ 1 \end{gathered}$ | $\begin{gathered} \text { CIA- } \\ 2 \end{gathered}$ | $\begin{gathered} \text { CIA- } \\ 3 \end{gathered}$ | Asg | Extra Asg | SEE |  |  |
| 1 | Principles of combinational logic | 10 | 2 | - | - | 1 | 1 | 2 | $\begin{aligned} & \mathrm{CO} 1 \\ & \mathrm{CO} 2 \end{aligned}$ | 4 |
|  | Principles of combinational logic | 12 | 2 | - | - | 1 | 1 | 2 | $\begin{aligned} & \mathrm{CO} 3 \\ & \mathrm{CO} 4 \end{aligned}$ | 4 |
|  | Sequential Circuits | 10 | - | 2 | - | 1 | 1 | 2 | CO5, | 4 |


|  |  |  |  |  |  |  |  |  | CO6 |  |
| :---: | :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | Melay and Moore State machine <br> Design | 10 | - | 2 | - | 1 | 1 | 2 | CO7, <br> CO8 | 4 |
| 5 | Applications of digital circuits | 10 | - | - | 4 | 1 | 1 | 2 | CO9, <br> CO10 | 2 |
| - | Total | $\mathbf{5 2}$ | $\mathbf{4}$ | $\mathbf{4}$ | $\mathbf{4}$ | $\mathbf{5}$ | $\mathbf{5}$ | $\mathbf{1 0}$ | - | $\mathbf{-}$ |

## 2. Continuous Internal Assessment (CIA)

Assessment of learning outcomes for Internal exams. Blooms Level in last column shall match with
A. 2 .

| Mod ules | Evaluation | Weightage in Marks | CO | Levels |
| :---: | :---: | :---: | :---: | :---: |
| 1,2 | CIA Exam - 1 | 30 | CO1, CO2, CO3, CO4 | L2, L3, L4, L4 |
| 3, 4 | CIA Exam-2 | 30 | C05, C06, C07, C08 | L2, L4, L2, L4 |
| 5 | CIA Exam-3 | 30 | C09, C010 | L2, L2 |
| 1,2 | Assignment - 1 | 10 | CO1, CO2, CO3, CO4 | L2, L3, L4, L4 |
| 3, 4 | Assignment - 2 | 10 | C05, C06, C07, C08 | L2, L4, L2, L4 |
| 5 | Assignment - 3 | 10 | C09, CO10 | L2, L2 |
| 1,2 | Seminar - 1 |  | - | - |
| 3, 4 | Seminar - 2 |  | - | - |
| 5 | Seminar - 3 |  | - | - |
| 1,2 | Quiz - 1 |  | - | - |
| 3, 4 | Quiz - 2 |  | - | - |
| 5 | Quiz - 3 |  | - | - |
| $\begin{gathered} 1-1 \\ 5 \end{gathered}$ | Other Activities - Mini Project | - | - | - |
|  | Final CIA Marks | 40 | - | - |

## D1. TEACHING PLAN - 1

Module - 1

| Title: | Introduction to software process | Appr <br> Time: | 10 Hrs |
| :---: | :--- | :---: | :---: |
| $\mathbf{a}$ | Course Outcomes | - | Bloom <br> $\mathbf{s}$ |
| - | The student should be able to: | - | Level |
| $\mathbf{1}$ | Understand the SOP \& POS expressions \& their simplifications from truth <br> table. | CO1 | L2 |
| $\mathbf{2}$ | Solving max terms of SOP \& POS using simplification techniques like k- | CO2 | L3 |

COURSE PLAN - CAY 2019-20

|  | map, Quine -McClusky minimization \& Reduced Prime Implicant tables. |  |  |
| :---: | :---: | :---: | :---: |
| b | Course Schedule | - | - |
| Class No | Module Content Covered | CO | Level |
| 1 | Definition of combinational | C01 | L2 |
| 2 | canonical forms | CO1 | L2 |
| 3 | Generation of switching equations from truth tables, | CO1 | L3 |
| 4 | Karnaugh maps-3, 4 and 5 variables. | CO2 | L3 |
| 5 | Incompletely specified functions (Don't care terms). | CO2 | L3 |
| 6 | Simplifying max - term equations. | CO2 | L3 |
| 7 | Quine -McClusky minimization technique, | CO2 | L3 |
| 8 | Quine - McClusky using don't care terms, | CO2 | L3 |
| 9 | Reduced Prime Implicant tables. | CO2 | L3 |
| 10 | Reduced Prime Implicant tables. | CO2 | L3 |
| c | Application Areas | CO | Level |
| 1 | To express the boolean expressions | CO1 | L2 |
| 2 | To simplify the Switching equations | CO2 | L3 |
| d | Review Questions | - | - |
| 1 | Explain combinational logic Circuit with the help of block diagram | C01 | L2 |
| 2 | Define the following terms along with appropriate examples for better explanation a.Literal b.Minterm c.Maxterm d.Canonical SOP e.Canonical POS f.Normal SOP | C01 | L2 |
| 3 | What are the different ways of simplifying a Boolean expression | C01 | L2 |
| 4 | What are canonical forms illustrate with an example | C01 | L2 |
| 5 | Reduce the following function using K-Map technique and implement using Basic gates. | C01 | L3 |
| 6 | Reduce the following function using K-Map technique and implement using only the NAND gates. <br> a. $f(A, B, C, D)=\sum(0,2,5,7,8,10,13,15)+d c(9,11)$ <br> b. $f(A, B, C, D)=\mathbb{I I}(3,4,6,11,12,14), d c(7,15)$ <br> c. $f(A, B, C, D)=\mathbb{Z}(1,3,4,6,9,11)+d c(5,7)$ <br> d. $f(A, B, C, D)=\mathbb{I}(0,1,2,5,9,11), d c(7,13)$ | C01 | L3 |
| 7 | Convert the Sum of products expression to its Canonical form <br> a. $f(a, b, c)=(a c+a b+b c)$ <br> b. $f(a, b, c)=a$. $(a b c)$ <br> c. $f(a, b, c)=\left(a b^{\prime}+b c\right)$ | C01 | L3 |
| 8 | Express the following SOP expressions into minterm list form and hence write maxterm list | C01 | L3 |

COURSE PLAN - CAY 2019-20

|  | a. $f(a, b, c, d)=\left(a^{\prime} b^{\prime} c+a b^{\prime} d+a b c d+a^{\prime} b^{\prime} c d+a b c^{\prime} d\right)$ <br> b. $f(a, b, c, d)=\left(a^{\prime} b^{\prime} c+a b^{\prime} d+a b c d+a^{\prime} b^{\prime} c d+a b c^{\prime} d\right)$ |  |  |
| :---: | :---: | :---: | :---: |
| 9 | Design a logic circuit with inputs $P, Q, R$ so that output $S$ is high whenever $P$ is zero or whenever $\mathrm{Q}=\mathrm{R}=1$ | C01 | L3 |
| 10 | Design a logic circuit that has 4 inputs, the output will only be high, when the majority of the inputs are high, Use K - Map to simplify | C01 | L3 |
| 11 | Design a logic circuit that has 4 inputs, the output will only be high, when the majority of the inputs are high, Use K - Map to simplify | C01 | L3 |
| 12 | Design a logic circuit that controls the passage of a signal ' $A$ ' according to the following requirement. <br> a. Output ' $X$ ' will equal ' $A$ ' when control inputs $B$ and $C$ are the same. <br> b. ' X ' will remain 'HIGH' when B and C are different. Implement the circuit using suitable gates | C01 | L3 |
| 13 | Staircase light is controlled by two switches; one is at the top of the stair and other at the bottom of the stairs. <br> a.Make a truth table for this system. b.Write the logic equations in the SOP form. c. Realize the circuit using basic gates. Realize the circuit using minimum number of NAND gates | C01 | L3 |
| 14 | Design a combinational logic circuit, which converts BCD code into Excess-3 code and draw the circuit diagram. | C01 | L3 |
| 15 | Distinguish between prime implicants and essential prime implicants. Determine the same of the function using K-map \& hence the minimal sum expression. $\mathrm{f}(\mathrm{w}, \mathrm{x}, \mathrm{y}, \mathrm{z})=\sum \mathrm{m}(0,1,4,5,9,11,13,15)$ | C01 | L3 |
| 16 | Two motors M2 and M1 are controlled by three sensors S3, S2, S1. One motor M2 is to run any time all three sensors are on. The other motor is to run whenever sensors S2 or S1 but not both are on and S3 is off. For all sensor combinations where M1 is on, M2 is to be off except when all the three sensors are off and then both motors must remain off. Construct the truth table and write the Boolean output equation. | C01 | L3 |
| 17 | Express the Product of Sums equations in a maxterms list (decimal notations) | C01 | L3 |
| 18 | Convert the Product of Sums expression to its Canonical form $\begin{aligned} & \text { a. } f(a, b)=(a+b)(b+c)(a+c) \\ & \text { b. } f(a, b, c)=a,(a+b+c) \\ & \text { c. } f(a, b, c)=(b+c) \cdot\left(a b^{\prime}+c\right) \end{aligned}$ | C01 | L3 |
| 19 | Convert the Sum of products expression to its Canonical form $\begin{aligned} & \text { a. } f(a, b, c)=(a c+a b+b c) \\ & \text { b. } \quad f(a, b, c)=a .(a b c) \\ & \text { c. } f(a, b, c)=(a b+b c) \end{aligned}$ | C01 | L3 |
| 20 | Express the following SOP expressions into minterm list form and hence write maxterm list | C01 | L3 |
| 21 | Simplity using Quine McClusky tabulation algorithm $Y=f(a, b, c, d)=\sum m(2,3,4,5,13,15)+d c(8,9,10,11)$ | CO2 | L3 |
| 22 | Simplify the logic function given below, using Quine - McClusky minimization technique. $Y(A, B, C, D)=\sum m(0,1,3,7,8,11,15)$. Realize the simplified expression using universal gates. | CO2 | L3 |
| 23 | Using Quine McClusky method and prime implicant reduction table, | CO2 | L3 |


|  | Obtain the Minimal sum expression for the function |  |  |
| :---: | :---: | :---: | :---: |
| 24 | Obtain the minimal product of the following Boolean functions using (VEM) technique. $Y=f(a, b, c, d)=\sum m(1,5,7,10,11)+d c(2,3,6,13)$ | CO 2 | L3 |
| 25 | Simplify the following expression using Quine-McClusky technique and implement using basic gates. $f(A, B, C, D)=\sum m(1,3,4,5,6,9,11,12,13,14)$ | CO2 | L3 |
| 26 | Minimize $\mathrm{f}(\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d})=\pi \mathrm{M}(0,6,7,8,9,13)+\pi \mathrm{d}(5,15)$ using Quine - McClusky method. | CO2 | L3 |
| 27 | Prove the laws of De-Morgans both SOP and POS. | CO1 | L2 |
| 28 | Find all the Prime Implicants of the function $\mathrm{f}(\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d})=\pi \mathrm{M}(0,2,3,4,5,12,13)+$ $\pi \mathrm{d}(8,10)$ using Quine Mc-Cluskey method. | CO2 | L3 |
| 29 | For the following Boolean function use the Quine Mc-Cluskey method to obtain all the prime implicants and apply Petrick's method to find the irredundant disjunctive normal expressions and identify the minimal sums. $\mathrm{f}(\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d})=$ $\sum m(4,5,7,12,14,15)$ | CO 2 | L3 |
| 30 | Find a minimal sum for the following incomplete Boolean function using decimal notation Quine Mc-cluskey method. $\mathrm{f}(\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d})=\sum m(7,9,12,13,14,15)+$ $\sum d(4,11)$ | CO2 | L3 |
| 31 | Write the map entered variable K - Map for the Boolean function $f(w, x, y, z)=$ $\sum m(2,9,10,11,13,14,15)$ | CO2 | L3 |
| 32 | Simplify using variable entered mapping (VEM) technique and implement using basic gates. $f(a, b, c, d)=\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime} \mathrm{D}^{\prime}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime} \mathrm{D}+\mathrm{AB}^{\prime} \mathrm{C}^{\prime} \mathrm{D}^{\prime}+\mathrm{A}^{\prime} \mathrm{BC}^{\prime} \mathrm{D}^{\prime}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime} \mathrm{D}^{\prime}+$ $A^{\prime} B^{\prime} C^{\prime} D^{\prime}+A^{\prime} B^{\prime} C^{\prime} D^{\prime}$ | CO 2 | L3 |
| e | Experiences | - | - |

## Module - 2

| Title: | Combinational Logic Circuits | Appr <br> Time: | 10 Hrs |
| :---: | :--- | :---: | :---: |
| $\mathbf{a}$ | Course Outcomes | - | Bloom <br> $\mathbf{s}$ |
| - | The student should be able to: | - | Level |
| 1 | Analyze \& Design of Boolean Expressions using Decoders \& Multiplexers. | CO3 | L4 |
| 2 | Analyze \& Design of Adders \& Subs tractors using K-map | CO4 | L4 |
|  |  |  |  |
| $\mathbf{b}$ | Course schedule | - | - |
| $\mathbf{C l a s s}$ | Module Content Covered | CO | Level |
| $\mathbf{N o}$ |  | CO3 | L2 |
| 1 | General approach | CO3 | L4 |
| 2 | Decoders-BCD decoders | CO3 | L2 |
| 3 | Encoders | CO3 | L4 |
| 4 | Digital multiplexers-using multiplexers as Boolean function generators. | CO4 | L3 |
| 5 | Adders and Subtractors-Cascading full adders | CO4 | L3 |
| 6 | Look ahead carry | CO4 | L4 |
| 7 | Binary comparators. |  |  |


| 8 | Design methods of building blocks of combinational logics. | CO4 | L4 |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
| c | Application Areas | CO | Level |
| 1 | To effective data exchange In communication system | CO3 | L4 |
| 2 | In forming ALU for desinging CPU to GPU | CO4 | L4 |
|  |  |  |  |
| d | Review Questions | - | - |
| 1 | Design a combinational logic circuit, which converts BCD code to Excess3 code and draw the circuit diagram. | CO3 | L4 |
| 2 | Design a combinational logic circuit that will multiply two 2-bit binary values | CO 3 | L4 |
| 3 | Design a combinational logic circuit to output the 2's complement of a 4bit binary numbers: a) Construct the truth table. b) Simplify each output equation using K-map an write reduced equations. c) Draw the resulting logic diagram | CO3 | L4 |
| 4 | Design a combinational logic circuit to find 9's complement of a BCD number | CO 3 | L4 |
| 5 | Design a combinational logic circuit to drive a common cathode seven segment display with BCD inputs | CO 3 | L4 |
| 6 | Design a combinational logic circuit to output a 1 when an illegal BCD code occurs | CO3 | L4 |
| 7 | Design a combinational logic circuit to drive a common anode seven segment display with BCD inputs | CO3 | L4 |
| 8 | Design a Combinational Circuit that accepts two unsigned 2-bit binary no. and provides 3 outputs. Inputs: $\mathrm{A}=\mathrm{A} 1 \mathrm{~A} 0$ and $\mathrm{B}=\mathrm{B} 1 \mathrm{~B} 0$ Output: $A=B, A>B, A<B$. | CO3 | L4 |
| 9 | Develop the logic diagram of a 2 to 4 decoder with the following specifications: a)Active low enable input. b) Active high encoded outputs. Draw the IEEE symbol. | CO3 | L3 |
| 10 | Write the condensed truth table for 0,4 , to 2 line priority encoder with a valid output where the highest priority is given to the highest bit position or input with highest index and obtain the minimal sum expressions for the outputs | CO3 | L3 |
| 11 | Describe the general working principle of decoder | CO3 | L2 |
| 12 | With the aid of block diagram, clearly distinguish between a decoder and encoder | CO3 | L2 |
| 13 | Implement a full subtractor using a decoder and NAND gates | CO4 | L3 |
| 14 | Design a logic circuit using a 3 to 8 logic decoder that has active low data inputs, an active HIGH enable and active low data outputs. Use such a decoder to realize the full adder circuit | CO4 | L4 |
| 15 | Designa 4 to 16 decoder using two 3 to 8 decoder (74LS138). | CO3 | L4 |
| 16 | Design a keypad interface to a digital system using ten line BCD encoder | CO3 | L4 |


| 17 | Implement a full adder using a decoder | CO3 | L3 |
| :---: | :---: | :---: | :---: |
| 18 | Implement 3-bit binary to gray code conversion by using IC 74139 | CO3 | L3 |
| 19 | Design a priority encoder for a system with a 3 inputs, the middle bit with highest priority encoding to 10 , the MSB with next priority encoding to 11, while the LSB with least priority encoding to 01 | CO3 | L4 |
| 20 | Write a note on encoders. | CO3 | L2 |
| 21 | What are the problem associated with the basic encoder explain how can these problems be overcome by priority encoder, considering 8-bit input lines. | CO 3 | L2 |
| 22 | Implement the multiple functions: a) $f(a, b, c, d)=\sum m(0,4,8,10,14,15)$. b) $f(a, b, c, d)=\sum m(3,7,9,13)$. Using two 3 to 8 decoders. | CO 3 | L4 |
| 23 | Implement the following with a suitable decoder with active low enable input and active high output: a) $f(w, x, y, z)=\sum m(3,7,9)$ <br> b) $f(a, b, c, d)=\pi \mathrm{d}(2,4,7)$. | CO3 | L4 |
| 24 | Realize the following Boolean functions using 74139. a) $f(w, x)=\sum m(0,2)$ b) $f(a, b, c)=\sum m(1,3,6,7)$. | CO3 | L4 |
| 25 | Configure a 16 to 1 MUX using 4 to 1 MUX. | CO3 | L4 |
| 26 | Design 2-bit comparator using gates | CO3 |  |
| 27 | Design a 4-bit BCD adder circuit using IC7483, with self correcting circuit. ie, a provision has to be made in the circuit, in case if the sum of BCD number exceeds 9 . | CO4 | L4 |
| 28 | Design and implement a 4-bit look ahead carry adder. | CO4 | L4 |
| 29 | Implement a 12-bit comparator using IC7485. | CO4 | L3 |
| 30 | Design a comparator to check if two n-bit numbers are equal. Configure these using cascaded stages of 1-bit comparators. | CO4 | L4 |
| 31 | Design a binary full adder using minimum number of gates. | CO4 | L4 |
| 32 | Explain the following terms <br> a)Ripple carry propagation b)Propagation delayc)Look ahead carry <br> d)Iterative design. | CO4 | L2 |
| 33 | Design a binary full subtractor using minimum number of gates. | CO4 | L4 |
| 34 | Explain 4-bit Parallel adder and subtractor. | CO4 | L2 |
| 35 | Explain Decimal adder. | CO4 | L2 |
| 36 | Explain Decimal adder. | CO4 | L2 |
| 37 | Implement the following Boolean function with 8:1 multiplexer $f(a, b, c, d)=\sum m(0,2,6,10,11,12,13)+\sum d(3,8,14)$ | CO3 | L4 |
| 38 | Design a full adder using MUX. For a full adder $\mathrm{S}=\sum m(1,2,4,7) \quad \mathrm{C}=\sum m(3,5,6,7)$ | CO4 | L4 |
| 39 | Implement the following function using 4:1 MUX $f(a, b, c)=\sum m(1,3,5,6)$ | CO 3 | L4 |
| e | Experiences | - | - |
|  |  |  |  |
|  |  |  |  |

## E1. CIA EXAM - 1

a. Model Question Paper - 1


## b. Assignment - 1

Note: A distinct assignment to be assigned to each student.

| Model Assignment Questions |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| Crs Code: | 18 EC 34 | Sem: | 3 | Marks: | $10 / 10$ | Time: | $90-120$ minutes |
| Course: | DSD |  |  |  |  |  |  |

Note: Each student to answer 2-3 assignments. Each assignment carries equal mark.

| SNo | USN | Assignment Description | $\begin{gathered} \text { Mark } \\ \mathbf{s} \end{gathered}$ | CO | Level |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $1 \mathrm{KT1} 8 \mathrm{EC001}$ | What are the different ways of simplifying a Boolean expression | 10 | COI | L4 |
| 2 | $1 \mathrm{KT1} 8 \mathrm{EC002}$ | What are canonical forms illustrate with an example | 10 | COI | L4 |
| 3 | $1 \mathrm{KT1} 8 \mathrm{EC003}$ | Reduce the following function using K-Map technique and implement using Basic gates. <br> a. $f(X, Y, Z)=\mathbb{Z}(0,2,4,6)+d c(7)$ <br> b. $f(X, Y, Z)=\mathbb{m}(0,3,5,6) \cdot d c(7)$ <br> c. $f(P, Q, R, S)=\mathbb{Z} m(0,1,4,8,9,10)+d c(2,11)$ <br> d. $f(A, B, C, D)=\Pi I I M(0,2,4,10,11,14,15)$ | 5 | CO1 | L4 |
| 4 | $1 \mathrm{KT1} 8 \mathrm{EC004}$ | Reduce the following function using K-Map technique and implement using only the NAND gates. <br> a. $f(A, B, C, D)=\sum(0,2,5,7,8,10,13,15)+d c(9,11)$ <br> b. $f(A, B, C, D)=\mathbb{I I}(3,4,6,11,12,14), d c(7,15)$ <br> c. $f(A, B, C, D)=\mathbb{Z}(1,3,4,6,9,11)+d c(5,7)$ <br> d. $f(A, B, C, D)=\mathbb{I I}(0,1,2,5,9,11), d c(7,13)$ | 6 | CO2 | L3 |
| 5 | $1 \mathrm{KT1} 8 \mathrm{EC005}$ | Convert the Sum of products expression to its Canonical form <br> a. $f(a, b, c)=(a c+a b+b c)$ <br> b. $f(a, b, c)=a .(a b c)$ <br> c. $f(a, b, c)=\left(a b^{\prime}+b c\right)$ | 5 | CO2 | L3 |
| 6 | $1 \mathrm{KT1} 8 \mathrm{EC006}$ | Express the following SOP expressions into minterm list form and hence write maxterm list <br> a. $f(a, b, c, d)=\left(a^{\prime} b^{\prime} c+a b^{\prime} d+a b c d+a^{\prime} b^{\prime} c d+a b c^{\prime} d\right)$ <br> b. $f(a, b, c, d)=\left(a^{\prime} b^{\prime} c+a b^{\prime} d+a b c d+a^{\prime} b^{\prime} c d+a b c^{\prime} d\right)$ | 6 | CO2 | L3 |
| 7 | $1 \mathrm{KT1} 8 \mathrm{EC} 007$ | Design a logic circuit that controls the passage of a signal ' $A$ ' according to the following requirement. <br> a. Output ' $X$ ' will equal ' $A$ ' when control inputs $B$ and $C$ are the same. <br> b. ' X ' will remain 'HIGH' when B and C are different. Implement the circuit using suitable gates | 10 | CO2 | L3 |
| 8 | $1 \mathrm{KT1} 8 \mathrm{EC008}$ | Staircase light is controlled by two switches; one is at the top of the stair and other at the bottom of the stairs. <br> a.Make a truth table for this system. b.Write the logic equations in the SOP form. c.Realize the circuit using basic gates. Realize the circuit using minimum number of NAND gates | 8 | CO2 | L3 |
| 9 | $1 \mathrm{KT1} 8 \mathrm{ECO} 09$ | Design a combinational logic circuit, which converts BCD code into Excess-3 code and draw the circuit diagram. | 10 | CO 2 | L3 |
| 10 | 1KT18EC010 | Distinguish between prime implicants and essential prime implicants. Determine the same of the function using K-map \& hence the minimal sum expression. $f(w, x, y, z)=\mathbb{Z}(0,1,4,5,9,11,13,15)$ | 8 | CO2 | L3 |
| 11 | $1 \mathrm{KT1} 8 \mathrm{EC011}$ | Two motors M2 and M1 are controlled by three sensors S3, S2, <br> S1. One motor M2 is to run any time all three sensors are on. The other motor is to run whenever sensors S2 or S1 but not | 10 | CO 2 | L3 |


|  |  | both are on and S3 is off. For all sensor combinations where M1 is on, M2 is to be off except when all the three sensors are off and then both motors must remain off. Construct the truth table and write the Boolean output equation. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 12 | $1 \mathrm{KT1} 8 \mathrm{EC012}$ | Simplify the following expression using Quine-McClusky technique and implement using basic gates. $f(A, B, C, D)=\sum m(1,3,4,5,6,9,11,12,13,14)$ | 6 | COI | L4 |
| 13 | $1 \mathrm{KT18EC013}$ | Minimize $\mathrm{f}(\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d})=\pi \mathrm{M}(0,6,7,8,9,13)+\pi \mathrm{d}(5,15)$ using Quine - McClusky method. | 6 | CO3 | L3 |
| 14 | $1 \mathrm{KT1} 8 \mathrm{EC014}$ | Find all the Prime Implicants of the function $\mathrm{f}(\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d})=\pi \mathrm{M}(0,2,3,4,5,12,13)+$ $\pi \mathrm{d}(8,10)$ using Quine Mc-Cluskey method. | 10 | CO3 | L3 |
| 15 | 1KT18EC015 | For the following Boolean function use the Quine Mc-Cluskey method to obtain all the prime implicants and apply Petrick's method to find the irredundant disjunctive normal expressions and identify the minimal sums. $\mathrm{f}(\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d})=$ $\sum m(4,5,7,12,14,15)$ | 6 | CO4 | L4 |
| 16 | $1 \mathrm{KT1} 8 \mathrm{EC} 016$ | Find a minimal sum for the following incomplete Boolean function using decimal notation Quine Mc-cluskey method. $f(\mathrm{a}, \mathrm{b}, \mathrm{c}, \mathrm{d})=\mathbb{\sum} m(7,9,12,13,14,15)+$ $\mathbb{Z}^{d(4,11)}$ | 5 | CO4 | L4 |
| 17 | $1 \mathrm{KT18EC017}$ | Write the map entered variable K - Map for the Boolean function $f(w, x, y, z)=$ $\sum m(2,9,10,11,13,14,15)$ | 5 | CO3 | L3 |
| 18 | $1 \mathrm{KT1} 8 \mathrm{EC018}$ | Simplify using variable entered mapping (VEM) technique and implement using basic gates. $f(a, b, c, d)=\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime} \mathrm{D}^{\prime}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime} \mathrm{D}+\mathrm{AB}^{\prime} \mathrm{C}^{\prime} \mathrm{D}^{\prime}+\mathrm{A}^{\prime} \mathrm{BC}^{\prime} \mathrm{D}^{\prime}+\mathrm{A}^{\prime} \mathrm{B}^{\prime} \mathrm{C}^{\prime} \mathrm{D}^{\prime}+$ $A^{\prime} B^{\prime} C^{\prime} D^{\prime}+A^{\prime} B^{\prime} C^{\prime} D^{\prime}$ | 8 | CO3 | L3 |
| 19 | 1KT18EC019 | Design a combinational logic circuit, which converts BCD code to Excess-3 code and draw the circuit diagram. | 6 | CO4 | L4 |
| 20 | 1KT18EC020 | Design a combinational logic circuit that will multiply two 2-bit binary values | 8 | CO4 | L4 |
| 21 | 1KT18EC021 | Design a combinational logic circuit to output the 2's complement of a 4-bit binary numbers: a) Construct the truth table. b) Simplify each output equation using K-map an write reduced equations. c) Draw the resulting logic diagram | 10 | CO4 | L3 |
| 22 | 1KT18EC022 | Design a combinational logic circuit to find 9's complement of a BCD number | 10 | CO4 | L3 |
| 23 | $1 \mathrm{KT18EC001}$ | Design a combinational logic circuit to drive a common cathode seven segment display with BCD inputs | 10 | CO4 | L3 |
| 24 | $1 \mathrm{KT1} 8 \mathrm{EC} 002$ | Design a combinational logic circuit to output a 1 when an illegal BCD code occurs | 10 | CO4 | L3 |
| 25 | 1KT18EC003 | Design a combinational logic circuit to drive a common anode seven segment display with BCD inputs | 10 | CO4 | L3 |
| 26 | $1 \mathrm{KT1} 8 \mathrm{EC} 004$ | Design a Combinational Circuit that accepts two unsigned 2-bit binary no. and provides 3 outputs. Inputs: A=A1A0 | 10 | CO4 | L3 |


|  |  | and $\mathrm{B}=\mathrm{B} 1 \mathrm{BO}$ <br> Output: $A=B, A>B, A<B$. |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 27 | $1 \mathrm{KT1} 8 \mathrm{EC} 005$ | Develop the logic diagram of a 2 to 4 decoder with the following specifications: a)Active low enable input. b) Active high encoded outputs. Draw the IEEE symbol. | 10 | CO4 | L3 |
| 28 | $1 \mathrm{KT1} 8 \mathrm{EC} 006$ | Write the condensed truth table for 0,4 , to 2 line priority encoder with a valid output where the highest priority is given to the highest bit position or input with highest index and obtain the minimal sum expressions for the outputs | 10 | CO4 | L3 |
| 29 | $1 \mathrm{KT1} 8 \mathrm{EC007}$ | Describe the general working principle of decoder | 10 | CO4 | L3 |
| 30 | $1 \mathrm{KT1} 8 \mathrm{EC} 008$ | With the aid of block diagram, clearly distinguish between a decoder and encoder | 10 | CO4 | L3 |
| 31 | $1 \mathrm{KT1} 8 \mathrm{EC} 009$ | Implement a full subtractor using a decoder and NAND gates | 10 | CO4 | L3 |
| 32 | $1 \mathrm{KT1} 8 \mathrm{EC010}$ | Design a logic circuit using a 3 to 8 logic decoder that has active low data inputs, an active HIGH enable and active low data outputs. Use such a decoder to realize the full adder circuit | 10 | CO4 | L3 |
| 33 | 1KT18EC011 | Designa 4 to 16 decoder using two 3 to 8 decoder (74LS138). | 10 | CO4 | L3 |
| 34 | $1 \mathrm{KT1} 8 \mathrm{EC012}$ | Design a keypad interface to a digital system using ten line BCD encoder | 10 | CO4 | L3 |
| 35 | $1 \mathrm{KT1} 8 \mathrm{ECO13}$ | Implement a full adder using a decoder | 10 | CO4 | L3 |
| 36 | $1 \mathrm{KT1} 8 \mathrm{EC014}$ | Implement 3-bit binary to gray code conversion by using IC 74139 | 10 | CO4 | L3 |
| 37 | 1KT18EC015 | Design a priority encoder for a system with a 3 inputs, the middle bit with highest priority encoding to 10 , the MSB with next priority encoding to 11 , while the LSB with least priority encoding to 01 | 10 | CO4 | L3 |
| 38 | $1 \mathrm{KT1} 8 \mathrm{EC016}$ | Write a note on encoders. | 10 | CO4 | L3 |
| 39 | $1 \mathrm{KT1} 8 \mathrm{EC017}$ | What are the problem associated with the basic encoder explain how can these problems be overcome by priority encoder, considering 8-bit input lines. | 10 | CO4 | L3 |
| 40 | 1KT18EC018 | Realize the following Boolean functions using 74139. a) $f(w, x)=\sum m(0,2)$ b) $f(a, b, c)=\sum m(1,3,6,7)$. | 10 | CO4 | L3 |
| 41 | $1 \mathrm{KT1} 8 \mathrm{EC} 019$ | Configure a 16 to 1 MUX using 4 to 1 MUX. | 10 | CO4 | L3 |
| 42 | $1 \mathrm{KT1} 8 \mathrm{EC020}$ | Design 2-bit comparator using gates | 10 | CO4 | L3 |
| 43 | 1KT18EC021 | Design a 4-bit BCD adder circuit using IC7483, with self correcting circuit. ie, a provision has to be made in the circuit, in case if the sum of BCD number exceeds 9 . | 10 | CO4 | L3 |
| 44 | 1KT1 8EC022 | Design and implement a 4-bit look ahead carry adder. | 10 | CO4 | L3 |

## D2. TEACHING PLAN - 2

## Module - 3

| Title: | System Testing and Evaluation | Appr <br> Time: | 10 Hrs |
| :---: | :---: | :---: | :---: |
| a | Course Outcomes | - | Bloom $\mathbf{s}$ |
| - | The student should be able to: | - | Level |
| 1 | Understand the logics of Flip flops \& Latches using Logic diagrams \& verifying with truth table. | CO5 | L3 |
| 2 | Analyze \& Design of counters using clocked D,T or SR flip flops. | CO6 | L4 |
|  |  |  |  |
| b | Course Schedule |  |  |
| Class <br> No | Module Content Covered | co | Level |
| 1 | Basic Bistable element | CO5 | L2 |
| 2 | Latches, SR latch, application of SR latch | CO5 | L2 |
| 3 | A Switch debouncer | CO5 | L2 |
| 4 | The gated SR latch | CO5 | L2 |
| 5 | The gated D Latch | CO5 | L2 |
| 6 | The Master-Slave Flip-Flops (Pulse-Triggered Flip-Flops): The masterslave SR Flip-Flops | CO5 | L2 |
| 7 | The master-slave JK Flip-Flop | CO5 | L2 |
| 8 | Characteristic equations | CO6 | L3 |
| 9 | Registers | C06 | L2 |
| 10 | Counters-Binary Ripple Counter | CO6 | L2 |
| 11 | Synchronous Binary counters | C06 | L2 |
| 12 | Counters based on Shift Registers | C06 | L2 |
| 13 | Design of a Synchronous counters | CO6 | L4 |
| 14 | Design of a Synchronous Mod-6 counters using clocked JK Flip-Flops | C06 | L4 |
| 15 | Design of a Synchronous Mod-6 counter using clocked D, T, or SR Flip Flops | CO6 | L4 |
| c | Application Areas | CO | Level |
| 1 | In formation of Registers | CO5 | L2 |
| 2 | To Set an AC timer, Flashing indicator lights of your vehicle, etc | CO6 | L4 |
| d | Review Questions | - | - |
| 1 | Explain with timing diagram the working of SR Latch as a switch debouncer | CO5 | L2 |
| 2 | Explain the working of master slave JK flip flop with the functional table and timing diagram. Show how race around condition of master slave SR flip flop is overcome. | CO5 | L2 |
| 3 | What is the significance of edge triggering? Explain the working of edge triggered D - flip flop and T - Flip flop with their functional table. | CO5 | L2 |
| 4 | What is a Flip Flop? Discuss the working principle of SR Flip Flop with its | CO5 | L2 |


|  | truth table. Also highlight the role of SR Flip Flop in switch debouncer <br> circuit |  |  |
| :---: | :--- | :---: | :---: |
| 5 | With neat schematic diagram of master slave JK-FF, discuss its operation. <br> Mention the advantages of JK-FF over master-slave SR-flip-flop . | CO5 | L2 |
| 6 | Clearly distinguish between <br> a.Synchronous and asynchronous circuits. <br> b.Combinational and sequential circuits | CO5 | L2 |
| 7 | Explain the operation of clocked SR flip-flop | CO5 | L2 |
| 8 | What is race around condition? Discuss in detail. | CO5 | L2 |
| 9 | Explain the operation of SR latch. Explain one of its applications | CO5 | L2 |
| 10 | What is the difference between a flip flop and a latch? What is gated SR <br> Latch? | CO5 | L2 |
| 11 | Explain the operation of gated SR Latch, With a logic diagram, Truth table <br> and logic symbol. | CO5 | L2 |
| 12 | Explain the operation of positive-edge-triggered JK flip-flop and T flip- <br> flop, with the help of logic diagram, function table and logic symbol. | CO5 | L2 |
|  |  |  |  |
| $\mathbf{e}$ | Experiences | - |  |
| 1 |  |  |  |
| 2 |  |  |  |

## Module - 4

| Title: | Project planning and Quality management | Appr Time: | 10 Hrs |
| :---: | :---: | :---: | :---: |
| a | Course Outcomes | - | Bloom |
| - | The student should be able to: | - | Level |
| 1 | Understand the Mealy \& Moore models using their Block diagrams. | CO7 | L2 |
| 2 | Analyze \& Design of Sequential circuits using State \& state transition technique. | C08 | L4 |
| b | Course Schedule |  |  |
| Class <br> No | Module Content Covered | CO | Level |
| 1 | Introduction | CO7 | L2 |
| 2 | Mealy and Moore models | C07 | L2 |
| 3 | State machine notation | C08 | L2 |
| 4 | synchronous sequential circuit analysis and design. | C08 | L4 |
| 5 | Construction of state Diagrams | C08 | L4 |
| 6 | Counters Design. | C08 | L4 |
|  |  |  |  |
| c | Application Areas | co | Level |
| 1 | To designing the sequential circuits. | CO7 | L2 |


| 2 | To design Elevator, vending machine, etc. | CO8 | L4 |
| :---: | :---: | :---: | :---: |
| d | Review Questions | - | - |
| 1 | Explain Mealy ad Moore sequential circuit models. | CO7 | L2 |
| 2 | Design a synchronous counter using JK flip-flops to convert the sequence $0,1,2,4,5,6,0,1,2$. Use static diagram and state table | CO8 |  |
| 3 | Design a clocked sequential circuit that operates according to the state diagram shown. Implement the circuit using D flip-flop. | CO8 | L4 |
| 4 | Compare mealy and moore models. | CO7 | L2 |
| 5 | Analyse the synchronous sequential circuit shown in the figure below. | CO8 | L |
| 6 | Construct the excitation table, transition table, state table and state diagram for the Moore sequential circuit shown in figure. | CO8 | L |
| 7 | For the logic diagram given in figure, <br> a)Derive the excitation and output equations. b)Write the next state equations | CO8 | L |

All rights reserved.

|  | c)Construct a transition table and d)Draw the state diagram. |  |  |
| :---: | :---: | :---: | :---: |
| 8 | Construct the state table for the following state diagram | CO8 | L4 |
| 9 | Give the output function, excitation table and state transition diagram by analyzing the sequential circuit shown in the figure below. | CO8 | L4 |
| 10 | Construct the excitation table, transition table, state table and state diagram, for the Moore sequential circuit shown in the figure. | CO8 | L4 |


|  |  |  |  |
| :---: | :---: | :---: | :---: |
| 11 | A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with JK flip-flop. | CO8 | L4 |
| 12 | A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with T flip-flop. | CO8 | L4 |
| e | Experiences | - | - |
| 1 |  |  |  |
| 2 |  |  |  |

## E2. CIA EXAM - 2

## a. Model Question Paper - 2



|  | c | Analyse the synchronous sequential circuit shown in the figure below. | 9 | CO8 | L4 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | a | A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with JK flip-flop. | 8 | CO8 | L4 |
|  | b | Explain Mealy ad Moore sequential circuit models. | 8 | CO7 | L2 |
|  | c | Design a synchronous MOD-5 counter using clocked JK FF. | 9 | CO6 | L4 |
| 4 |  | Design a synchronous counter to count from 0000 to 1001 using JK flip-flops | 8 | CO6 | L4 |
|  | b | Draw the circuit of a 3-bit asynchronous down counter using negative edge triggered JK flip-flops and draw the timing waveforms. | 8 | CO6 | L2 |
|  |  | Design and implement a synchronous counter to count the sequence $0-3-2-5-1-0$ using negative edge triggered JK flip-flops. | 9 | CO6 | L4 |
|  |  |  |  |  |  |

## b. Assignment - 2

Note: A distinct assignment to be assigned to each student.

| Model Assignment Questions |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :---: |
| Crs Code: | 18 EC 34 | Sem: | 3 | Marks: | $10 / 10$ | Time: |  |
| Course: | Digital System Design |  |  |  |  |  |  |

Note: Each student to answer 2-3 assignments. Each assignment carries equal mark.

| SNo | USN | Assignment Description | Mark s | CO | Level |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 KT1 8EC001 | Explain Mealy ad Moore sequential circuit models. | 10 | CO7 | L2 |
| 2 | $1 \mathrm{KT1} \mathrm{8EC002}$ | Design a synchronous counter using JK flip-flops to convert the sequence $0,1,2,4,5,6,0,1,2$. Use static diagram and state table | 10 | CO8 |  |
| 3 | $1 \mathrm{KT1} \mathrm{8EC003}$ | Design a clocked sequential circuit that operates according to the state diagram shown. Implement the circuit using D flip-flop. | 10 | CO8 | L4 |

18 EC 34 / A
Copyright ©2017. cAAS.
All rights reserved.

|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | $1 \mathrm{KT1} \mathrm{8EC004}$ | Compare mealy and moore models. | 10 | CO7 | L2 |
| 5 | 1 KT1 8EC005 | Analyse the synchronous sequential circuit shown in the figure below. | 10 | CO8 | L4 |
| 6 | $1 \mathrm{KT1} \mathrm{8EC006}$ | Construct the excitation table, transition table, state table and state diagram for the Moore sequential circuit shown in figure. | 10 | CO8 | L4 |
| 7 | $1 \mathrm{KT1} \mathrm{8EC007}$ | For the logic diagram given in figure, <br> a)Derive the excitation and output equations. b)Write the next state equations c)Construct a transition table and <br> d)Draw the state diagram. | 10 | CO8 | L4 |


|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 8 | $1 \mathrm{KT1} 8 \mathrm{EC008}$ | A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with JK flip-flop. | 10 | CO8 | L4 |
| 9 | 1KT18EC009 | Give the output function, excitation table and state transition diagram by analyzing the sequential circuit shown in the figure below. | 10 | CO8 | L4 |
| 10 | 1KT18EC010 | Construct the excitation table, transition table, state table and state diagram, for the Moore sequential circuit shown in the figure. | 10 | CO8 | L4 |
| 11 | 1KT1 8EC011 | A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with JK flip-flop. | 10 | CO8 | L4 |
| 12 | $1 \mathrm{KT1} 8 \mathrm{ECO} 12$ | A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential | 10 | CO8 | L4 |



|  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 19 | $1 \mathrm{KT1} 8 \mathrm{EC019}$ | For the logic diagram given in figure, a)Derive the excitation and output equations. b)Write the next state equations c)Construct a transition table and d)Draw the state diagram. | 10 | CO8 | L4 |
| 20 | 1KT18EC020 | Construct the state table for the following state diagram | 10 | C08 | L4 |
| 21 | $1 \mathrm{KTI} 8 \mathrm{ECO} 01$ | Give the output function, excitation table and state transition diagram by analyzing the sequential circuit shown in the figure below. | 10 | C08 | L4 |

22 1KT18EC022 | A sequential circuit has one output and one input, the state |
| :--- |
| diagram is as shown in the figure. Design the sequential |
| circuit with T flip-flop. | $10 \times \mathrm{CO8}$

## D3. TEACHING PLAN - 3

## Module - 5

| Title: | Applications of digital circuits | Appr <br> Time: | 8Hrs |
| :---: | :---: | :---: | :---: |
| a | Course Outcomes | - | Bloom S |
| - | The student should be able to: | - | Level |
| 1 | Understand the structure of HDL, operators using block diagram \& compare between VHDL \& Verilog. | CO9 | L2 |
| 2 | Understand the structure of Data flow description using block diagram \& flowchart. | CO10 | L2 |
|  |  |  |  |
| b | Course Schedule |  |  |
| Class <br> No | Module Content Covered | CO | Level |
| 1 | Introduction | CO9 | L2 |
| 2 | A brief history of HDL | CO9 | L2 |
| 3 | Structure of HDL Module | CO9 | L2 |
| 4 | Operators | CO9 | L2 |
| 5 | Data types | CO9 | L2 |
| 6 | Types of Descriptions (only VHDL) | CO9 | L2 |
| 7 | Simulation and synthesis | CO9 | L2 |
| 8 | Brief comparison of VHDL and Verilog | CO9 | L2 |
| 9 | Data-Flow Highlights of Data flow descriptions | CO10 | L2 |
| 10 | Structure of data-flow description | CO10 | L2 |

COURSE PLAN - CAY 2019-20

|  |  |  |  |
| :---: | :---: | :---: | :---: |
| c | Application Areas | co | Level |
| 1 | Used for RTL or logic level description of any digital VLSI circuits. | CO9 | L2 |
| 2 | Digital circuits are part of real time applications like ALU, digital clocks . | CO10 | L2 |
| d | Review Questions | - | - |
| 1 | Given $\mathrm{A}=1000$ and $\mathrm{B}=0011$, perform the following operations: i) A XNOR B <br> ii) Shift B two position left logical iii) Reduction NAND iv) Verilog concatenation $\{A, B\} v$ ) Verilog modules $A \% B$. | CO9 | L3 |
| 2 | Design a binary Multiplier using CPLDv logic | CO9 | L3 |
| 3 | Design Serial adder using PLD Logic | CO9 | L3 |
| 4 | Derive the characteristics equations of SR and JK Flip Flops. | CO9 | L3 |
| 5 | With a neat circuit diagram, explain the working of a universal shift register. | CO10 | L3 |
| 6 | Design a synchronous MOD-6 counter using clocked JK FF. | CO10 | L3 |
| 7 | With neat diagram and counting sequence explain synchronous MOD-10 counter. | CO10 | L3 |
| 8 | With neat diagram and counting sequence explain 4-bit binary ripple Counter. | CO10 | L3 |
| e |  | - | - |
| 1 |  |  |  |
| 2 |  |  |  |

## E3. CIA EXAM - 3

a. Model Question Paper - 3

| Crs |  | 18EC34 | Sem: | 3 | Marks: | 40 | Time: | 80 m | minut |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Cod |  |  |  |  |  |  |  |  |  |  |  |
| Cou |  | Software | ngine |  |  |  |  |  |  |  |  |
| - | - | Note: An | wer | qu | , each | rry | marks. |  | $\begin{gathered} \text { Mark } \\ \mathbf{s} \end{gathered}$ | CO | Level |
| 1 | a | Write any | wo dif | ces | n mealy | d mo | del. |  | 8 | CO8 | L2 |
|  | b | A sequen and an o are as foll $\mathrm{J}_{\mathrm{A}}=\mathrm{xB}$ Write the | ial circ tput Z. ows: <br> yB excitati | $x y$ | flops A a nction an ${ }_{3}=x \overline{\mathrm{~A}} ;$ <br> sition ta | $\begin{aligned} & \text { the ci } \\ & A=x \\ & \text { ef for } \end{aligned}$ | ts $x$ and utput fu $Z=x y A$ <br> e. | ons xyB | 9 | C08 | L4 |
|  | c | A sequen as shown | circ the fit |  | $t$ and one sequen | circ | ate diag T flip |  | 8 | C08 | L4 |


| 2 | a | A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with T flip-flop. | 8 | CO9 | L3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | b | Construct the state table for the following state diagram. | 9 | CO9 | L4 |
|  | c | What is race around condition? Discuss in detail. | 9 | CO9 | L4 |
| 3 | a | What are the steps to be followed for the design of sequential circuits? | 8 | CO10 | L2 |
|  | b | Draw the state diagram of a Mealy machine to detect as input sequence 10110 with overlap. An output 1 is to be generated on when the sequence is detected. | 8 | CO10 | L2 |
|  | c | Design a cyclic modulo- 8 synchronous counter using T flip-flop that will count the number of occurrences of an input; that is, the number of times it is 1 . The input variable X must be coincident with the clock to be counted. The counter is to count in binary. | 9 | CO10 | L2 |
| 4 | a | Design a binary Multiplier using CPLDv logic | 8 | CO10 | L3 |
|  | b | Design Serial adder using PLD Logic | 8 | CO10 | L3 |
|  | c | Derive the characteristics equations of SR and JK Flip Flops. | 9 | CO10 | L3 |

## b. Assignment - 3

Note: A distinct assignment to be assigned to each student.

| Model Assignment Questions |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Crs Code: |  | 18EC34 Sem: |  | 3 | Marks: | 10/10 | Time: | 90-120 minutes |  |  |
| Course: |  | Digital System Design |  |  |  |  |  |  |  |  |
| Note: Each student to answer 2-3 assignments. Each assignment carries equal mark. |  |  |  |  |  |  |  |  |  |  |
| SNo | USN |  | Assignment Description |  |  |  |  | Mark s | co | Level |
| 1 | $1 \mathrm{KT1} 8 \mathrm{EC001}$ |  | Derive the characteristics equations of SR and JK Flip Flops. |  |  |  |  | 10 | CO9 | L3 |
| 2 | $1 \mathrm{KT1} 8 \mathrm{EC} 002$ |  | With a neat circuit diagram, explain the working of a universal shift register. |  |  |  |  | 10 | CO9 | L3 |


| 3 | $1 \mathrm{KT18EC003}$ | Design a synchronous MOD-6 counter using clocked JK FF. | 10 | CO9 | L3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | $1 \mathrm{KT18EC004}$ | With neat diagram and counting sequence explain synchronous MOD-10 counter. | 10 | CO9 | L3 |
| 5 | $1 \mathrm{KT18EC005}$ | With neat diagram and counting sequence explain 4-bit binary ripple Counter. | 10 | CO9 | L3 |
| 6 | 1KT18EC006 | Write the differences between Synchronous and Asynchronous counters. | 10 | CO9 | L3 |
| 7 | $1 \mathrm{KT18EC007}$ | Design a synchronous MOD-5 counter using clocked JK FF. | 10 | CO9 | L3 |
| 8 | $1 \mathrm{KT1} \mathrm{8EC008}$ | Derive the characteristics equations of D and T Flip Flops. | 10 | CO9 | L3 |
| 9 | $1 \mathrm{KT18EC009}$ | Explain the working principle of mod-8 binary ripple counter, configured using positive edge triggered T-FF. also draw the timing diagram. | 10 | CO9 | L |
| 10 | $1 \mathrm{KT18EC010}$ | Design Mod-6 synchronous counter using JK flip-flop | 10 | CO9 | L3 |
| 11 | $1 \mathrm{KT18EC011}$ | Design a synchronous counter to count from 0000 to 1001 using JK flip-flops | 10 | CO9 | L3 |
| 12 | $1 \mathrm{KT18EC012}$ | Draw the circuit of a 3-bit asynchronous down counter using negative edge triggered JK flip-flops and draw the timing waveforms. | 10 | CO9 | L3 |
| 13 | $1 \mathrm{KT18EC013}$ | Design and implement a synchronous counter to count the sequence $0-3-2-5-1-0$ using negative edge triggered JK flip-flops. | 10 | CO9 | L3 |
| 14 | $1 \mathrm{KT18EC014}$ | Derive the characteristics equations of SR and JK Flip Flops. | 10 | CO9 | L3 |
| 15 | $1 \mathrm{KT1}$ | With a neat circuit diagram, explain the working of a universal shift register. | 10 | CO9 | L3 |
| 16 | $1 \mathrm{KT1} 8 \mathrm{EC016}$ | Design a synchronous MOD-6 counter using clocked JK FF. | 10 | CO9 | L3 |
| 17 | 1 K | With neat diagram and counting sequence explain synchronous MOD-10 counter. | 10 | CO9 | L3 |
| 18 |  | With neat diagram and counting sequence explain 4-bit binary ripple Counter. | 10 | CO10 | L3 |
| 19 | $1 \mathrm{KT18EC019}$ | Write the differences between Synchronous and Asynchronous counters. | 10 | CO10 | L3 |
| 20 | 1KT18EC020 | Design a synchronous MOD-5 counter using clocked JK FF. | 10 | CO10 | L3 |
| 21 | 1KT1 8EC02 | Derive the characteristics equations of D and T Flip Flops. | 10 | CO10 | L3 |
| 22 | $1 \mathrm{KT1} 8 \mathrm{EC022}$ | Explain the working principle of mod-8 binary ripple counter, configured using positive edge triggered T-FF. also draw the timing diagram. | 10 | CO10 | L3 |
| 23 | 1KT18EC020 | Design Mod-6 synchronous counter using JK flip-flop | 10 | CO10 | L3 |
| 24 | $1 \mathrm{KT1} 8 \mathrm{EC021}$ | Design a synchronous counter to count from 0000 to 1001 using JK flip-flops | 10 | CO10 | L3 |
| 25 | $1 \mathrm{KT1} 8 \mathrm{EC022}$ | Draw the circuit of a 3-bit asynchronous down counter using negative edge triggered JK flip-flops and draw the timing waveforms. | 10 | CO10 | L3 |

## F. EXAM PREPARATION

## 1. University Model Question Paper



|  | b | Design and implement a 4-bit look ahead carry adder. | 8 | CO4 | L4 |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | c | Configure a 16 to 1 MUX using 4 to 1 MUX. | 5 | CO4 | L3 |
| 3 | a | Derive the characteristics equations of D and T Flip Flops. | 6 | C06 | L3 |
| - | b | Explain the working of SR flip flop with diagrams | 5 | CO5 | L2 |
|  | c | Explain Gated SR and Gated D flip-flop with waveforms | 8 | CO8 | L4 |
|  |  | OR |  |  |  |
| 3 | a | Explain the following: <br> a.Switch debouncing and its elimination. b.Race around problem and its elimination | 8 | CO5 | L2 |
|  | b | Derive the characteristics equations of SR and JK Flip Flops. | 6 | CO6 | L3 |
|  | c | Derive the characteristics equations of D and T Flip Flops. | 6 | C06 | L3 |
| 4 | a | Explain Mealy and Moore Model with block diagram | 10 | CO5 | L2 |
|  | b | Design a synchronous MOD 5 counter with necessary diagrams | 10 | CO8 | L4 |
|  |  | OR |  |  |  |
| 4 | a | Compare Gate logic ,PLD and IC logic with atleast 5 features. | 5 | CO9 | L2 |
|  | b | Write a switch level description for the inverter circuit with nmos and pmos. | 7 | CO9 | L2 |
|  | c | Given $\mathrm{A}=1000$ and $\mathrm{B}=0011$, perform the following operations: i) A XNOR B <br> ii) Shift B two position left logical iii) Reduction NAND iv) Verilog concatenation $\{A, B\}$ v) Verilog modules $A \% B$. | 8 | CO9 | L3 |
| 5 | a | Explicate the structure of verilog module. | 6 | C09 | L2 |
|  | b | Describe scalar data type used in VHDL. | 7 | C10 | L2 |
|  | c | Write behavioral description of the full adder circuit using VHDL and verilog. | 7 | CO10 | L2 |
|  |  | OR |  |  |  |
| 5 | a | With a neat circuit diagram, explain the working of a universal shift register. | 7 | CO10 | L2 |
|  | b | Design a synchronous MOD-6 counter using clocked JK FF. | 8 | CO10 | L4 |
|  | c | With neat diagram and counting sequence explain synchronous MOD-10 counter. | 5 | CO10 | L2 |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

## 2. SEE Important Questions



18EC34 / A

|  |  | a.Switch debouncing and its elimination. b.Race around problem and its elimination |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | 2 | Explain basic bistable element | 5 | CO5 | L2 |
|  | 3 | What is meant by triggering of flip-flops? Name the different triggering methods. | 5 | CO5 | L2 |
|  | 4 | Derive the characteristics equations of SR and JK Flip Flops. | 6 | CO6 | L3 |
|  | 5 | Derive the characteristics equations of D and T Flip Flops. | 6 | CO6 | L3 |
| 4 | 1 | Understand the Mealy \& Moore models using their Block diagrams. | 8 | CO7 | L2 |
|  | 2 | Analyze the synchronous sequential circuit shown in the figure below. | 8 | CO8 | L4 |
|  | 3 | Construct the state table for the following state diagram. | 10 | CO7 | L4 |
|  | 4 | A sequential circuit has one output and one input, the state diagram is as shown in the figure. Design the sequential circuit with JK flip-flop. | 8 | CO8 | L4 |
|  | 5 | For the logic diagram given in figure, <br> a)Derive the excitation and output equations. b)Write the next state equations c)Construct a transition table and d)Draw the state diagram. | 8 | CO8 | L4 |


|  |  |  |  |  |  |
| :---: | :---: | :--- | :---: | :---: | :---: |
|  |  |  |  |  |  |
| 5 | 1 | Explicate the structure of verilog module. | 5 | C09 | L2 |
|  | 2 | Describe scalar data type used in VHDL. | 5 | C10 | L2 |
|  | 3 | Discuss logical and arithmetic operators used in VHDL. | 6 | CO5 | L2 |
|  | 4 | Elaborate any two data types used in verilog. | 4 | CO5 | L2 |
|  | 5 | Write behavioral description of the full adder circuit using VHDL and <br> verilog. | 4 | CO5 | L2 |
|  | 6 | Write a switch level description in VHDL for the inverter circuit with <br> nmos and pmos. | 6 | CO5 | L2 |

## G. Content to Course Outcomes

## 1. TLPA Parameters

Table 1: TLPA - Example Course

| $\begin{array}{\|c\|} \hline \mathrm{Mo} \\ \mathrm{dul} \\ \mathrm{e}- \\ \# \end{array}$ | Course Content or Syllabus <br> (Split module content into 2 parts which have similar concepts) | Content Teachin g Hours | Blooms' <br> Learnin <br> g Levels <br> for <br> Content | Final <br> Bloo ms' Level | Identifie <br> d Action <br> Verbs <br> for <br> Learning | $\begin{array}{\|c\|} \hline \text { Instructi } \\ \text { on } \\ \text { Methods } \\ \text { for } \\ \text { Learning } \end{array}$ | Assessmen t Methods to Measure Learning |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | $B$ | C | D | E | F | G | H |
| 1 | Software Crisis, Need for Software Engineering. Professional Software Development, Software Engineering Ethics. Case Studies. <br> Models: Waterfall Model , Incremental Model and Spiral Model . Process activities. | 5 | L4 <br> Analyze | L4 <br> Anal <br> yze | Understa nd Explore | Lecture | Slip test |
| 1 | Requirements $\quad$Engineering <br> Requiresses <br> Requirements <br> Elicitation and Analysis <br> Functional <br> requirements. The software Requirements <br> Document .Requirements <br> Requirements <br> Specification. <br> Management. | 5 | L3 <br> Apply | L3 <br> Appl <br> y | -Identify | Explanat ion | Q \& A |
| 2 | Context models . Interaction models <br> Structural models . Behavioral models . <br> Model-driven engineering. | 5 | $\begin{gathered} \text { L3 } \\ \text { Apply } \end{gathered}$ | $\begin{gathered} \text { L3 } \\ \text { Appl } \\ \text { y } \end{gathered}$ | Interpret | Descript ion | Q \& A |


|  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Introduction to RUP , Design Principles. Object-oriented design using the UML. Design patterns. Implementation issues. Open source development. | 5 | L4 <br> Analyze | L4 <br> Anal <br> yze | Compare | Explanat ion | Q \& A |
| 3 | Development testing, Test-driven development , Release testing , User testing. Test Automation. | 5 | L3 <br> Apply | $\begin{gathered} \text { L3 } \\ \text { Appl } \\ \text { y } \end{gathered}$ |  | Examine | Focused on analyzing / compare |
| 3 | Evolution processes . Program evolution dynamics. Software maintenance. Legacy system management | 5 | $\begin{gathered} \mathrm{L} 4 \\ \text { Analyze } \end{gathered}$ | L4 <br> Anal <br> yze | Examine | Descript ion | Q \& A |
| 4 | Software pricing <br> development.$\quad$ Project Plan-driven <br> scheduling:  <br> Estimation techniques.  | 5 | $\begin{gathered} \mathrm{L4} \\ \text { Analyze } \end{gathered}$ | L4 <br> Anal <br> yze |  | Explanat ion | Slip test |
| 4 | Software quality. Reviews and inspections. Software measurement and metrics. Software standards. | 5 |  | L2 Unde rstan $d$ | -Identify | Descript ion | Q \& A |
| 5 | Coping with Change, The Agile Manifesto: Values and Principles. | 5 |  | $\begin{gathered} \mathrm{L} 2 \\ \text { Unde } \\ \text { rstan } \\ \mathrm{d} \end{gathered}$ | Understa nd | Develop | Q \& A |
| 5 | SCRUM and Extreme Programming. Plandriven and agile development . Agile project management , Scaling agile methods | 5 |  | $\begin{gathered} \mathrm{L} 2 \\ \text { Unde } \\ \text { rstan } \\ \mathrm{d} \end{gathered}$ | -Explain | Descript ion | Q \& A |

## 2. Concepts and Outcomes:

Table 2: Concept to Outcome - Example Course

| $\begin{gathered} \mathrm{Mo} \\ \text { dul } \\ \mathrm{e}- \\ \# \end{gathered}$ | Learning or Outcome from study of the Content or Syllabus | Identified <br> Concepts from Content | Final Concept | Concept <br> Justification <br> (What all Learning Happened from the study of Content / Syllabus. A short word for learning or outcome) | CO Components <br> (1.Action Verb, <br> 2.Knowledge, <br> 3.Condition / <br> Methodology, <br> 4.Benchmark) | Course Outcome <br> Student Should be able to ... |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A | I | $J$ | K | $L$ | M | $N$ |


|  | - Software <br> Crisis, Need <br> for Software <br> Engineering. <br> Professional <br> Software <br> Development <br> , Software <br> Engineering <br> Ethics. Case <br> Studies. <br> Models: <br> Waterfall <br> Model , <br> Incremental <br> Model and <br> Spiral <br> Model . <br> Process <br> activities | Software process | Software life cycle | Software activities | -Explore -software system, component or process <br> -system models <br> -realistic constraints. | Explore the various types of software system |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | Requirement S <br> Engineering <br> Processes <br> .Requiremen <br> ts Elicitation and <br> Analysis . <br> Functional and nonfunctional requirement <br> $s$. The software Requirement s <br> Document .Requiremen ts <br> Specification. Requirement s validation .Requiremen | Requirem ent <br> Analysis | Software <br> Requirement Specification <br> S | Requirement <br> Analysis | -Identify -requirements fo software development, -Requirements Engineering Processes. | Identify the software development requirements |

All rights reserved.

|  | ts Management |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 2 | -Context models . Interaction models Structural models. Behavioral models . Modeldriven engineering. | -Model driven engineeri ng | System <br> Models | Development models | -Interpret  <br> -Analysis of <br> requirements  <br> -appropriate  <br> software design  | Interpret the usage fof suitable software models |
| 2 | Introduction <br> to RUP , <br> Design <br> Principles. <br> Object- <br> oriented <br> design using the UML. <br> Design <br> patterns. <br> Implementati on issues. <br> Open source development | -Design Analysis | Software Design and implementati on | Design techniques | -Compare -software development -Design techniques, | Compare various design techniques for software development. |
| 3 | Development testing, Test-driven development , Release testing , User testing. Test Automation. | -Test <br> driven <br> developm ent | Software Testing | Levels of software testing | -Illustrate  <br> -software  <br> requirements and  <br> software  <br> maintenance  <br> practices  <br> -Validating  |  |
| 3 | -Evolution processes. Program evolution | Evolution process | Software evolution | Evolution process | -Examine -Software Maintenance -Change requirement | Examine the <br> change  <br> requirements for <br> software  |

1 8EC34 / A
Copyright ©2017. cAAS.
All rights reserved.

|  | dynamics. <br> Software <br> maintenance <br> Legacy <br> system <br> management |  |  |  |  | maintenance . |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 4 | 4 -Software pricing. Plan-driven development Project scheduling: Estimation techniques | -Plan driven developm ent | Software plan | Development panning | -Analyze <br> -software project management -quality assurance procedures | Analyze $r$ the <br> software project <br> management plans  |
| 4 | -Software quality. <br> Reviews and inspections. Software measuremen $t$ and metrics. Software standards. | -Software quality - | Quality management | Quality assurance procedures | -Identify <br> -Software <br> development process -Quality assurance procedures | Identify the quality assurance procedures |
| 5 | -Coping with Change, The Agile Manifesto: Values and Principles. | -Agile project managem ent | Agile project management | Agile methods forsoftware development | -Understand <br> -Software Development -Agile project management | Understand the importance of agile project management |
| 5 | 5 -SCRUM and <br> Extreme <br> Programmin <br> g. Plan- <br> driven and <br> agile <br> development <br> Agile <br> project <br> management <br> , Scaling <br> agile <br> methods | -Agile method | SCRUM | Agile methods fo software development | -Explain,Software development -Agile methods | Explain the Agile method for Software Development . |

